2 Pair/1 Pair ETSI Compatible HDSL Analog Front End

GENERAL DESCRIPTION The AD6472 is a single chip analog front end for two pair or single pair HDSL applications that use 1168 Kbps or 2.32 Mbps data rates. The AD6472 integrates all the transmit and receive functional blocks together with the timing recovery DAC. The digital interface is desi

2 Pair/1 Pair ETSI Compatible HDSL Analog Front End

GENERAL DESCRIPTION The AD6472 is a single chip analog front end for two pair or single pair HDSL applications that use 1168 Kbps or 2.32 Mbps data rates. The AD6472 integrates all the transmit and receive functional blocks together with the timing recovery DAC. The digital interface is desi

SMD Microtip Test Probe Set

文件：38.72 Kbytes Page：1 Pages

Cordless Telephone Speech Network IC Incorporating Cross-Point Switch

文件：216.8 Kbytes Page：19 Pages

TEST & MEASUREMENT 2018

文件：11.66274 Mbytes Page：256 Pages