2 Pair/1 Pair ETSI Compatible HDSL Analog Front End

GENERAL DESCRIPTION The AD6472 is a single chip analog front end for two pair or single pair HDSL applications that use 1168 Kbps or 2.32 Mbps data rates. The AD6472 integrates all the transmit and receive functional blocks together with the timing recovery DAC. The digital interface is desi

2 Pair/1 Pair ETSI Compatible HDSL Analog Front End

GENERAL DESCRIPTION\nThe AD6472 is a single chip analog front end for two pair or single pair HDSL applications that use 1168 Kbps or 2.32 Mbps data rates.\nThe AD6472 integrates all the transmit and receive functional blocks together with the timing recovery DAC. The digital interface is designed t Integrated Front End for Single Pair or Two Pair HDSL Systems\nMeets ETSI Specifications\nSupports 1168 Kbps and 2.32 Mbps\nTransmit and Receive Signal Path Functions\n  Receive Hybrid Amplifier, PGA and ADC\n  Transmit DAC, Filter and Differential Outputs\n  Programmable Filters\nControl and Ancill;

2 Pair/1 Pair ETSI Compatible HDSL Analog Front End

GENERAL DESCRIPTION The AD6472 is a single chip analog front end for two pair or single pair HDSL applications that use 1168 Kbps or 2.32 Mbps data rates. The AD6472 integrates all the transmit and receive functional blocks together with the timing recovery DAC. The digital interface is desi

300mA LDO Linear Regulators with Internal Microprocessor Reset Circuit

General Description The MAX6469–MAX6484 are low-dropout linear regulators with a fully integrated microprocessor reset circuit. Each is available with preset output voltages from +1.5V to +3.3V in 100mV increments and delivers up to 300mA of load current. These devices consume only 82µA of supply

Cordless Telephone Speech Network IC Incorporating Cross-Point Switch

文件：216.8 Kbytes Page：19 Pages

14-A 3.3-V Input Adjustable Integrated Switching Regulator

文件：289.97 Kbytes Page：14 Pages

UCY74 and UCA64 Series

文件：1.62317 Mbytes Page：29 Pages