SN74LVC74ADR价格

参考价格:¥0.4791

型号:SN74LVC74ADR 品牌:TI 备注:这里有SN74LVC74ADR多少钱,2026年最近7天走势,今日出价,今日竞价,SN74LVC74ADR批发/采购报价,SN74LVC74ADR行情走势销售排行榜,SN74LVC74ADR报价。
型号 功能描述 生产厂家 企业 LOGO 操作
SN74LVC74ADR

SNx4LVC74A Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset

1 Features • Operate from 1.65V to 3.6V • Inputs accept voltages to 5.5V • Maximum tpd of 5.2ns at 3.3V • Typical VOLP (output ground bounce) 2V at VCC = 3.3V, TA = 25°C • Latch-up performance exceeds 250mA per JESD 17

TI

德州仪器

SN74LVC74ADR

SNx4LVC74A Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset

1 Features • Operate from 1.65V to 3.6V • Inputs accept voltages to 5.5V • Maximum tpd of 5.2ns at 3.3V • Typical VOLP (output ground bounce) 2V at VCC = 3.3V, TA = 25°C • Latch-up performance exceeds 250mA per JESD 17

TI

德州仪器

SN74LVC74ADR

SNx4LVC74A Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset

1 Features • Operate from 1.65V to 3.6V • Inputs accept voltages to 5.5V • Maximum tpd of 5.2ns at 3.3V • Typical VOLP (output ground bounce) 2V at VCC = 3.3V, TA = 25°C • Latch-up performance exceeds 250mA per JESD 17

TI

德州仪器

SN74LVC74ADR

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

文件:516.539 Kbytes Page:17 Pages

TI

德州仪器

SN74LVC74ADR

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

文件:814.84 Kbytes Page:19 Pages

TI

德州仪器

SN74LVC74ADR

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

文件:661.44 Kbytes Page:19 Pages

TI

德州仪器

SN74LVC74ADR

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

文件:1.2074 Mbytes Page:27 Pages

TI

德州仪器

SN74LVC74ADR

封装/外壳:14-SOIC(0.154",3.90mm 宽) 功能:设置(预设)和复位 包装:卷带(TR)剪切带(CT)Digi-Reel® 得捷定制卷带 描述:IC FF D-TYPE DUAL 1BIT 14SOIC 集成电路(IC) 触发器

TI

德州仪器

SNx4LVC74A Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset

1 Features • Operate from 1.65V to 3.6V • Inputs accept voltages to 5.5V • Maximum tpd of 5.2ns at 3.3V • Typical VOLP (output ground bounce) 2V at VCC = 3.3V, TA = 25°C • Latch-up performance exceeds 250mA per JESD 17

TI

德州仪器

SNx4LVC74A Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset

1 Features • Operate from 1.65V to 3.6V • Inputs accept voltages to 5.5V • Maximum tpd of 5.2ns at 3.3V • Typical VOLP (output ground bounce) 2V at VCC = 3.3V, TA = 25°C • Latch-up performance exceeds 250mA per JESD 17

TI

德州仪器

SNx4LVC74A Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset

1 Features • Operate from 1.65V to 3.6V • Inputs accept voltages to 5.5V • Maximum tpd of 5.2ns at 3.3V • Typical VOLP (output ground bounce) 2V at VCC = 3.3V, TA = 25°C • Latch-up performance exceeds 250mA per JESD 17

TI

德州仪器

SNx4LVC74A Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset

1 Features • Operate from 1.65V to 3.6V • Inputs accept voltages to 5.5V • Maximum tpd of 5.2ns at 3.3V • Typical VOLP (output ground bounce) 2V at VCC = 3.3V, TA = 25°C • Latch-up performance exceeds 250mA per JESD 17

TI

德州仪器

SNx4LVC74A Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset

1 Features • Operate from 1.65V to 3.6V • Inputs accept voltages to 5.5V • Maximum tpd of 5.2ns at 3.3V • Typical VOLP (output ground bounce) 2V at VCC = 3.3V, TA = 25°C • Latch-up performance exceeds 250mA per JESD 17

TI

德州仪器

SNx4LVC74A Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset

1 Features • Operate from 1.65V to 3.6V • Inputs accept voltages to 5.5V • Maximum tpd of 5.2ns at 3.3V • Typical VOLP (output ground bounce) 2V at VCC = 3.3V, TA = 25°C • Latch-up performance exceeds 250mA per JESD 17

TI

德州仪器

SN74LVC74A-Q1 Automotive Dual Positive-Edge-Triggered D-Type Flip-Flop With Clear and Preset

1 Features • Qualified for automotive applications • ESD protection exceeds 2000V per MIL-STD-883, Method 3015 • Operates from 2V to 3.6V • Inputs accept voltages to 5.5V • Max tpd of 5.2ns at 3.3V • Typical VOLP (output ground bounce)

TI

德州仪器

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

文件:516.539 Kbytes Page:17 Pages

TI

德州仪器

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

文件:1.2074 Mbytes Page:27 Pages

TI

德州仪器

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

文件:814.84 Kbytes Page:19 Pages

TI

德州仪器

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

文件:661.44 Kbytes Page:19 Pages

TI

德州仪器

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

文件:661.44 Kbytes Page:19 Pages

TI

德州仪器

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

文件:814.84 Kbytes Page:19 Pages

TI

德州仪器

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

文件:1.2074 Mbytes Page:27 Pages

TI

德州仪器

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

文件:516.539 Kbytes Page:17 Pages

TI

德州仪器

封装/外壳:14-SOIC(0.154",3.90mm 宽) 功能:设置(预设)和复位 包装:管件 描述:IC FF D-TYPE DUAL 1BIT 14SOIC 集成电路(IC) 触发器

TI

德州仪器

Dual D-type flip-flop with set and reset; positive-edge trigger

DESCRIPTION The 74LVC74A is a high-performance, low-voltage Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. FEATURES •Wide supply voltage range of 1.2 V to 3.6 V •In accordance with JEDEC standard no. 8-1A. •Inputs accept voltages up to 5.5 V •CMOS low power c

PHILIPS

飞利浦

Dual D-type flip-flop with set and reset; positive-edge trigger

1. General description The 74LVC74A is a dual edge triggered D-type flip-flop with individual data (nD) inputs, clock (nCP) inputs, set (nSD) and (nRD) inputs, and complementary nQ and nQ outputs. The set and reset are asynchronous active LOW inputs and operate independently of the clock input

NEXPERIA

安世

Dual D-type flip-flop with set and reset; positive-edge trigger

ETC

知名厂家

Dual D-type flip-flop with set and reset; positive-edge trigger

ETC

知名厂家

Dual D-type flip-flop with set and reset; positive-edge trigger

1. General description The 74LVC74A is a dual edge triggered D-type flip-flop with individual data (nD) inputs, clock (nCP) inputs, set (nSD) and (nRD) inputs, and complementary nQ and nQ outputs. The set and reset are asynchronous active LOW inputs and operate independently of the clock input

NEXPERIA

安世

SN74LVC74ADR产品属性

  • 类型

    描述

  • 型号

    SN74LVC74ADR

  • 功能描述

    触发器 Tri-State Dual

  • RoHS

  • 制造商

    Texas Instruments

  • 电路数量

    2

  • 逻辑系列

    SN74

  • 逻辑类型

    D-Type Flip-Flop

  • 极性

    Inverting, Non-Inverting

  • 输入类型

    CMOS

  • 传播延迟时间

    4.4 ns

  • 高电平输出电流

    - 16 mA

  • 低电平输出电流

    16 mA

  • 电源电压-最大

    5.5 V

  • 最大工作温度

    + 85 C

  • 安装风格

    SMD/SMT

  • 封装/箱体

    X2SON-8

  • 封装

    Reel

更新时间:2026-1-28 17:49:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
TI
25+
280
公司优势库存 热卖中!
TI/德州仪器
25+
SOP-14
12000
只做原装/假一赔十
TI/德州仪器
22+
SOIC-14_150mil
500000
原装现货支持实单价优/含税
TI
20+
SOIC14
2500
英卓尔原装现货!0755-82566558真实库存!
TI
24+
SOP14
39500
进口原装现货 支持实单价优
TI
25+
SOP14
4500
全新原装、诚信经营、公司现货销售!
TI/德州仪器
2223+
SOP14
26800
只做原装正品假一赔十为客户做到零风险
TI/德州仪器
24+
SOP14
66000
全新原装现货特价销售,欢迎来电查询
TI
500
13+
12
原厂标准
TI
SOP-14
68500
一级代理 原装正品假一罚十价格优势长期供货

SN74LVC74ADR数据表相关新闻