位置:首页 > IC中文资料第758页 > SN74LVC74ADR
SN74LVC74ADR价格
参考价格:¥0.4791
型号:SN74LVC74ADR 品牌:TI 备注:这里有SN74LVC74ADR多少钱,2025年最近7天走势,今日出价,今日竞价,SN74LVC74ADR批发/采购报价,SN74LVC74ADR行情走势销售排行榜,SN74LVC74ADR报价。| 型号 | 功能描述 | 生产厂家 企业 | LOGO | 操作 |
|---|---|---|---|---|
SN74LVC74ADR | SNx4LVC74A Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset 1 Features • Operate from 1.65V to 3.6V • Inputs accept voltages to 5.5V • Maximum tpd of 5.2ns at 3.3V • Typical VOLP (output ground bounce) 2V at VCC = 3.3V, TA = 25°C • Latch-up performance exceeds 250mA per JESD 17 | TI 德州仪器 | ||
SN74LVC74ADR | SNx4LVC74A Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset 1 Features • Operate from 1.65V to 3.6V • Inputs accept voltages to 5.5V • Maximum tpd of 5.2ns at 3.3V • Typical VOLP (output ground bounce) 2V at VCC = 3.3V, TA = 25°C • Latch-up performance exceeds 250mA per JESD 17 | TI 德州仪器 | ||
SN74LVC74ADR | SNx4LVC74A Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset 1 Features • Operate from 1.65V to 3.6V • Inputs accept voltages to 5.5V • Maximum tpd of 5.2ns at 3.3V • Typical VOLP (output ground bounce) 2V at VCC = 3.3V, TA = 25°C • Latch-up performance exceeds 250mA per JESD 17 | TI 德州仪器 | ||
SN74LVC74ADR | DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET 文件:516.539 Kbytes Page:17 Pages | TI 德州仪器 | ||
SN74LVC74ADR | DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET 文件:814.84 Kbytes Page:19 Pages | TI 德州仪器 | ||
SN74LVC74ADR | DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET 文件:661.44 Kbytes Page:19 Pages | TI 德州仪器 | ||
SN74LVC74ADR | DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET 文件:1.2074 Mbytes Page:27 Pages | TI 德州仪器 | ||
SN74LVC74ADR | 封装/外壳:14-SOIC(0.154",3.90mm 宽) 功能:设置(预设)和复位 包装:卷带(TR)剪切带(CT)Digi-Reel® 得捷定制卷带 描述:IC FF D-TYPE DUAL 1BIT 14SOIC 集成电路(IC) 触发器 | TI 德州仪器 | ||
SNx4LVC74A Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset 1 Features • Operate from 1.65V to 3.6V • Inputs accept voltages to 5.5V • Maximum tpd of 5.2ns at 3.3V • Typical VOLP (output ground bounce) 2V at VCC = 3.3V, TA = 25°C • Latch-up performance exceeds 250mA per JESD 17 | TI 德州仪器 | |||
SNx4LVC74A Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset 1 Features • Operate from 1.65V to 3.6V • Inputs accept voltages to 5.5V • Maximum tpd of 5.2ns at 3.3V • Typical VOLP (output ground bounce) 2V at VCC = 3.3V, TA = 25°C • Latch-up performance exceeds 250mA per JESD 17 | TI 德州仪器 | |||
SNx4LVC74A Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset 1 Features • Operate from 1.65V to 3.6V • Inputs accept voltages to 5.5V • Maximum tpd of 5.2ns at 3.3V • Typical VOLP (output ground bounce) 2V at VCC = 3.3V, TA = 25°C • Latch-up performance exceeds 250mA per JESD 17 | TI 德州仪器 | |||
SNx4LVC74A Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset 1 Features • Operate from 1.65V to 3.6V • Inputs accept voltages to 5.5V • Maximum tpd of 5.2ns at 3.3V • Typical VOLP (output ground bounce) 2V at VCC = 3.3V, TA = 25°C • Latch-up performance exceeds 250mA per JESD 17 | TI 德州仪器 | |||
SNx4LVC74A Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset 1 Features • Operate from 1.65V to 3.6V • Inputs accept voltages to 5.5V • Maximum tpd of 5.2ns at 3.3V • Typical VOLP (output ground bounce) 2V at VCC = 3.3V, TA = 25°C • Latch-up performance exceeds 250mA per JESD 17 | TI 德州仪器 | |||
SNx4LVC74A Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset 1 Features • Operate from 1.65V to 3.6V • Inputs accept voltages to 5.5V • Maximum tpd of 5.2ns at 3.3V • Typical VOLP (output ground bounce) 2V at VCC = 3.3V, TA = 25°C • Latch-up performance exceeds 250mA per JESD 17 | TI 德州仪器 | |||
SN74LVC74A-Q1 Automotive Dual Positive-Edge-Triggered D-Type Flip-Flop With Clear and Preset 1 Features • Qualified for automotive applications • ESD protection exceeds 2000V per MIL-STD-883, Method 3015 • Operates from 2V to 3.6V • Inputs accept voltages to 5.5V • Max tpd of 5.2ns at 3.3V • Typical VOLP (output ground bounce) | TI 德州仪器 | |||
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET 文件:516.539 Kbytes Page:17 Pages | TI 德州仪器 | |||
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET 文件:1.2074 Mbytes Page:27 Pages | TI 德州仪器 | |||
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET 文件:814.84 Kbytes Page:19 Pages | TI 德州仪器 | |||
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET 文件:661.44 Kbytes Page:19 Pages | TI 德州仪器 | |||
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET 文件:661.44 Kbytes Page:19 Pages | TI 德州仪器 | |||
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET 文件:814.84 Kbytes Page:19 Pages | TI 德州仪器 | |||
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET 文件:1.2074 Mbytes Page:27 Pages | TI 德州仪器 | |||
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET 文件:516.539 Kbytes Page:17 Pages | TI 德州仪器 | |||
封装/外壳:14-SOIC(0.154",3.90mm 宽) 功能:设置(预设)和复位 包装:管件 描述:IC FF D-TYPE DUAL 1BIT 14SOIC 集成电路(IC) 触发器 | TI 德州仪器 | |||
Dual D-type flip-flop with set and reset; positive-edge trigger DESCRIPTION The 74LVC74A is a high-performance, low-voltage Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. FEATURES •Wide supply voltage range of 1.2 V to 3.6 V •In accordance with JEDEC standard no. 8-1A. •Inputs accept voltages up to 5.5 V •CMOS low power c | Philips 飞利浦 | |||
Dual D-type flip-flop with set and reset; positive-edge trigger 1. General description The 74LVC74A is a dual edge triggered D-type flip-flop with individual data (nD) inputs, clock (nCP) inputs, set (nSD) and (nRD) inputs, and complementary nQ and nQ outputs. The set and reset are asynchronous active LOW inputs and operate independently of the clock input | NEXPERIA 安世 | |||
Dual D-type flip-flop with set and reset; positive-edge trigger | ETC 知名厂家 | ETC | ||
Dual D-type flip-flop with set and reset; positive-edge trigger | ETC 知名厂家 | ETC | ||
Dual D-type flip-flop with set and reset; positive-edge trigger 1. General description The 74LVC74A is a dual edge triggered D-type flip-flop with individual data (nD) inputs, clock (nCP) inputs, set (nSD) and (nRD) inputs, and complementary nQ and nQ outputs. The set and reset are asynchronous active LOW inputs and operate independently of the clock input | NEXPERIA 安世 |
SN74LVC74ADR产品属性
- 类型
描述
- 型号
SN74LVC74ADR
- 功能描述
触发器 Tri-State Dual
- RoHS
否
- 制造商
Texas Instruments
- 电路数量
2
- 逻辑系列
SN74
- 逻辑类型
D-Type Flip-Flop
- 极性
Inverting, Non-Inverting
- 输入类型
CMOS
- 传播延迟时间
4.4 ns
- 高电平输出电流
- 16 mA
- 低电平输出电流
16 mA
- 电源电压-最大
5.5 V
- 最大工作温度
+ 85 C
- 安装风格
SMD/SMT
- 封装/箱体
X2SON-8
- 封装
Reel
| IC供应商 | 芯片型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
|---|---|---|---|---|---|---|---|
TI |
SOP-14 |
68500 |
一级代理 原装正品假一罚十价格优势长期供货 |
||||
TI/德州仪器 |
24+ |
SOP14 |
521301 |
只供应原装正品 欢迎询价 |
|||
TI |
18+ |
SOP14 |
85600 |
保证进口原装可开17%增值税发票 |
|||
TI |
2016+ |
SOP14 |
2980 |
公司只做原装,假一罚十,可开17%增值税发票! |
|||
TI/德州仪器 |
24+ |
SOP14 |
66000 |
全新原装现货特价销售,欢迎来电查询 |
|||
TI |
24+ |
SOP14 |
39500 |
进口原装现货 支持实单价优 |
|||
TI |
22+ |
14SOIC |
9000 |
原厂渠道,现货配单 |
|||
TI |
24+/25+ |
2069 |
原装正品现货库存价优 |
||||
TI/德州仪器 |
2450+ |
SOP |
8850 |
只做原装正品假一赔十为客户做到零风险!! |
|||
TI/德州仪器 |
310 |
SOP-14 |
830 |
原装现货 价格优势 |
SN74LVC74ADR芯片相关品牌
SN74LVC74ADR规格书下载地址
SN74LVC74ADR参数引脚图相关
- t4242
- t40
- t2222
- t2010
- t100k
- sw-262
- stm32f103
- stm32
- stk
- stc89c52rc
- stc12c5a60s2
- st70
- st18
- sst25vf040
- sr2m
- spwm
- spice模型
- spd
- sp3232
- soc
- SN74S51
- SN74S40
- SN74S38
- SN74S37
- SN74S32
- SN74S30
- SN74S22
- SN74S20
- SN74S15
- SN74S11
- SN74S10
- SN74S09
- SN74S08
- SN74S05
- SN74S04
- SN74S03
- SN74S02
- SN74S00
- SN74S
- SN74LVT
- SN74LVC821APW
- SN74LVC821ADWR
- SN74LVC821ADW
- SN74LVC821ADGVR
- SN74LVC821ADBR
- SN74LVC74ARGYR
- SN74LVC74AQPWRQ1
- SN74LVC74AQPWRG4Q1
- SN74LVC74AQPWREP
- SN74LVC74AQDRG4Q1
- SN74LVC74AQDREP
- SN74LVC74APWTG4
- SN74LVC74APWT
- SN74LVC74APWRG4
- SN74LVC74APWR
- SN74LVC74APW
- SN74LVC74ANSR
- SN74LVC74AMPWREP
- SN74LVC74AMDREP
- SN74LVC74ADT
- SN74LVC74ADG4
- SN74LVC74ADBRG4
- SN74LVC74ADBR
- SN74LVC74AD
- SN74LVC652APWR
- SN74LVC652APW
- SN74LVC652ADWR
- SN74LVC652ADW
- SN74LVC646APWR
- SN74LVC646APW
- SN74LVC646ADW
- SN74LVC646ADBR
- SN74LVC574AZQNR
- SN74LVC574ARGYR
- SN74LVC574AQPWREP
- SN74LVC574AQDWRQ1
- SN74LVC574APWT
- SN74LVC574APWRG4
- SN74LVC574APWRE4
- SN74LVC574APWR
- SN74LVC
- SN74LV
- SN74LS
- SN74L71
- SN74L44
- SN74L43
- SN74L42
- SN74HC
- SN74H87
- SN74H78
- SN74H74
- SN74H62
- SN74H61
- SN74H60
- SN74H00
- SN74F86
- SN74F74
- SN74F51
- SN74F38
- SN74F37
SN74LVC74ADR数据表相关新闻
SN74LVCH244APWR缓冲器和线路驱动器
SN74LVCH244APWR现货TI代理优势
2025-7-8SN74LVC8T245PWR只有原装支持实单
SN74LVC8T245PWR只有原装支持实单
2023-4-14SN74LVC541ARGYR
进口代理
2022-10-27SN74LVC574ADBR
SN74LVC574ADBR
2022-4-1SN74LVC574APWR
https://hfx03.114ic.com/
2022-3-18SN74LVCH8T245PWR
SMD/SMT 转换 - 电压电平 , 166143942 转换 - 电压电平
2021-8-11
DdatasheetPDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104
- P105
- P106
- P107