3-LINE TO 8-LINE DECODER/DEMULTIPLEXER

FEATURES · Inputs Are TTL-Voltage Compatible · 4.5-V to 5.5-V V CC Operation · Max tpd of 7.6 ns at 5 V · Typical V OLP (Output Ground Bounce) 2.3 V at VCC = 5 V, TA = 25°C · Support Mixed-Mode Voltage Operation on All

封装/外壳：16-SSOP（0.209"，5.30mm 宽） 包装：管件 描述：IC DECODER/DEMUX 1X3:8 16SSOP 集成电路（IC） 信号开关，多路复用器，解码器

3-LINE TO 8-LINE DECODER/DEMULTIPLEXER

文件：984.51 Kbytes Page：19 Pages

3-LINE TO 8-LINE DECODER/DEMULTIPLEXER

文件：867.62 Kbytes Page：20 Pages

3-LINE TO 8-LINE DECODER/DEMULTIPLEXER

FEATURES · Inputs Are TTL-Voltage Compatible · 4.5-V to 5.5-V V CC Operation · Max tpd of 7.6 ns at 5 V · Typical V OLP (Output Ground Bounce) 2.3 V at VCC = 5 V, TA = 25°C · Support Mixed-Mode Voltage Operation on All

3-LINE TO 8-LINE DECODER/DEMULTIPLEXER

文件：867.62 Kbytes Page：20 Pages

3-LINE TO 8-LINE DECODER/DEMULTIPLEXER

文件：867.62 Kbytes Page：20 Pages

3-to-8 line decoder/demultiplexer; inverting

1. General description The 74LV138 decodes three binary weighted address inputs (A0, A1 and A2) to eight mutually exclusive outputs (Y0 to Y7). The 74LVC138A features three enable inputs (Y1, Y2 and E3). Every output will be HIGH unless Y1 and Y2 are LOW and E3 is HIGH. This multiple enable fun

3-to-8 line decoder/multiplexer; inverting

DESCRIPTION The 74LV138 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT138. The 74LV138 accepts three binary weighted address inputs (A0, A1, A2) and when enabled, provide 8 mutually exclusive active LOW outputs (Y0 to Y7). FEATURES • Wide operatin

3-to-8 line decoder/demultiplexer; inverting

3-to-8 line decoder/demultiplexer; inverting

3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

文件：649.05 Kbytes Page：18 Pages