OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

FEATURES · Operates From 1.65 V to 3.6 V · Max tpd of 3.4 ns at 3.3 V · ±24-mA Output Drive at 3.3 V · Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors · Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II DESCRIPTION/ORDERING INFORMATION This oct

OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

文件：408.26 Kbytes Page：14 Pages

封装/外壳：20-TFSOP（0.173"，4.40mm 宽） 包装：卷带（TR） 描述：IC TXRX NON-INVERT 3.6V 20TVSOP 集成电路（IC） 缓冲器，驱动器，接收器，收发器

OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

FEATURES · Operates From 1.65 V to 3.6 V · Max tpd of 3.4 ns at 3.3 V · ±24-mA Output Drive at 3.3 V · Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors · Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II DESCRIPTION/ORDERING INFORMATION This oct

Low Voltage Bidirectional Transceiver with Bushold

General Description The ALVCH245 contains eight non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications. The T/R input determines the direction of data flow. The OE input disables both the A and B Ports by placing them in a high impedance state. The

Low Voltage Bidirectional Transceiver with Bushold

General Description The ALVCH245 contains eight non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications. The T/R input determines the direction of data flow. The OE input disables both the A and B Ports by placing them in a high impedance state. The

Low Voltage Bidirectional Transceiver with Bushold

General Description The ALVCH245 contains eight non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications. The T/R input determines the direction of data flow. The OE input disables both the A and B Ports by placing them in a high impedance state. The

Low Voltage Bidirectional Transceiver with Bushold

General Description The ALVCH245 contains eight non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications. The T/R input determines the direction of data flow. The OE input disables both the A and B Ports by placing them in a high impedance state. The

FAST CMOS OCTAL D FLIP-FLOP WITH MASTER RESET

文件：81.25 Kbytes Page：7 Pages