OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

Bidirectional Bus Transceivers in High-Density 20-Pin Packages Inverting Logic Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs description These octal bus transceivers are designed for asynchr

Inverting Octal Bus Transceiver

General Description This inverting octal bus transceiver is designed for asynchronous two-way communication between data busses. This device transmits data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input (G

Inverting Octal Bus Transceiver

General Description This inverting octal bus transceiver is designed for asynchronous two-way communication between data busses. This device transmits data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input (G

Inverting Octal Bus Transceiver

General Description This inverting octal bus transceiver is designed for asynchronous two-way communication between data busses. This device transmits data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input (G

Inverting Octal Bus Transceiver

General Description This inverting octal bus transceiver is designed for asynchronous two-way communication between data busses. This device transmits data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input (G

Octal Bus Transceiver (3-State)

文件：396.42 Kbytes Page：2 Pages