SN54AHCT132, SN74AHCT132 Quadruple Positive-NAND Gates With Schmitt-trigger Inputs

1 Features • Operating range of 4.5 V to 5.5 V • Low power consumption, 10-μA maximum ICC • ±8-mA output drive at 5 V • Operation from very slow input transitions • Temperature-compensated threshold levels • High noise immunity • Same pinouts as ’AHCT00 • Latch-up performance exceeds 250 m

SN54AHCT132, SN74AHCT132 Quadruple Positive-NAND Gates With Schmitt-trigger Inputs

1 Features • Operating range of 4.5 V to 5.5 V • Low power consumption, 10-μA maximum ICC • ±8-mA output drive at 5 V • Operation from very slow input transitions • Temperature-compensated threshold levels • High noise immunity • Same pinouts as ’AHCT00 • Latch-up performance exceeds 250 m

封装/外壳：14-SOIC（0.154"，3.90mm 宽） 包装：管件 描述：IC GATE NAND 4CH 2-INP 14SOIC 集成电路（IC） 门和反相器

QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

文件：296.44 Kbytes Page：10 Pages

SN54AHCT132, SN74AHCT132 Quadruple Positive-NAND Gates With Schmitt-trigger Inputs

1 Features • Operating range of 4.5 V to 5.5 V • Low power consumption, 10-μA maximum ICC • ±8-mA output drive at 5 V • Operation from very slow input transitions • Temperature-compensated threshold levels • High noise immunity • Same pinouts as ’AHCT00 • Latch-up performance exceeds 250 m

SN54AHCT132, SN74AHCT132 Quadruple Positive-NAND Gates With Schmitt-trigger Inputs

1 Features • Operating range of 4.5 V to 5.5 V • Low power consumption, 10-μA maximum ICC • ±8-mA output drive at 5 V • Operation from very slow input transitions • Temperature-compensated threshold levels • High noise immunity • Same pinouts as ’AHCT00 • Latch-up performance exceeds 250 m

SN54AHCT132, SN74AHCT132 Quadruple Positive-NAND Gates With Schmitt-trigger Inputs

1 Features • Operating range of 4.5 V to 5.5 V • Low power consumption, 10-μA maximum ICC • ±8-mA output drive at 5 V • Operation from very slow input transitions • Temperature-compensated threshold levels • High noise immunity • Same pinouts as ’AHCT00 • Latch-up performance exceeds 250 m

QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

文件：296.44 Kbytes Page：10 Pages

QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

文件：296.44 Kbytes Page：10 Pages

Quad 2-input NAND Schmitt trigger

DESCRIPTION The 74AHC/AHCT132 are high-speed Si-gate CMOS devices and are pin compatible with Low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7A. The 74AHC/AHCT132 contain four 2-input NAND gates which accept standard input signals. They are capable of tr

Quad 2-input NAND Schmitt trigger

1. General description The 74AHC132; 74AHCT132 is a quad 2-input NAND gate with Schmitt-trigger inputs. Inputs are overvoltage tolerant. This feature allows the use of these devices as translators in mixed voltage environments. 2. Features and benefits • Wide supply voltage range from 2.0 V t

Quad 2-input NAND Schmitt trigger

1. General description The 74AHC132; 74AHCT132 is a quad 2-input NAND gate with Schmitt-trigger inputs. Inputs are overvoltage tolerant. This feature allows the use of these devices as translators in mixed voltage environments. 2. Features and benefits • Wide supply voltage range from 2.0 V t

Quad 2-input NAND Schmitt trigger

1. General description The 74AHC132; 74AHCT132 is a quad 2-input NAND gate with Schmitt-trigger inputs. Inputs are overvoltage tolerant. This feature allows the use of these devices as translators in mixed voltage environments. 2. Features and benefits • Wide supply voltage range from 2.0 V t

Quad 2-input NAND Schmitt trigger

DESCRIPTION The 74AHC/AHCT132 are high-speed Si-gate CMOS devices and are pin compatible with Low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7A. The 74AHC/AHCT132 contain four 2-input NAND gates which accept standard input signals. They are capable of tr