PIN-PROGRAMMABLE PRECISION CLOCK MULTIPLIER/JITTER ATTENUATOR

Description The Si5323 is a jitter-attenuating precision clock multiplier for high-speed communication systems, including SONET OC-48/OC-192, Ethernet, and Fibre Channel. The Si5323 accepts dual clock inputs ranging from 8 kHz to 707 MHz and generates two equal frequency-multiplied clock out

Pin-Controlled 1_710 MHz Jitter Cleaning Clock

Description The Si5317 is a flexible 1:1 jitter cleaning clock for high-performance applications that require jitter attenuation without clock multiplication. The Si5317 accepts a single clock input ranging from 1 to 710 MHz and generates two low jitter clock outputs at the same frequency. The cl

PIN-PROGRAMMABLE PRECISION CLOCK MULTIPLIER/JITTER ATTENUATOR

Features  Pin-selectable output frequencies ranging from 8 kHz–708 MHz  Ultra-low jitter clock outputs as low as 250 fs rms (12 kHz–20 MHz) 270 fs rms (50 kHz–80 MHz)  Integrated loop filter with selectable loop bandwidth (60 Hz–8.4 kHz)  Meets ITU-T G.8251 and Telcordia OC-192 GR-253

ANY-FREQUENCY PRECISION CLOCK MULTIPLIER/ JITTER ATTENUATOR

Features  Generates any frequency from 2 kHz to 945 MHz and select frequencies to 1.4 GHz from an input frequency of 2 kHz to 710 MHz  Ultra-low jitter clock outputs as low as 290 fs rms (12 kHz–20 MHz), 320 fs rms (50 kHz–80 MHz)  Integrated loop filter with selectable loop bandwidth

Jitter Attenuator Clock Multiplier

PIN-PROGRAMMABLE PRECISION CLOCK MULTIPLIER/JITTER ATTENUATOR

Description The Si5323 is a jitter-attenuating precision clock multiplier for high-speed communication systems, including SONET OC-48/OC-192, Ethernet, and Fibre Channel. The Si5323 accepts dual clock inputs ranging from 8 kHz to 707 MHz and generates two equal frequency-multiplied clock out

PIN-PROGRAMMABLE PRECISION CLOCK MULTIPLIER/JITTER ATTENUATOR

Features  Pin-selectable output frequencies ranging from 8 kHz–708 MHz  Ultra-low jitter clock outputs as low as 250 fs rms (12 kHz–20 MHz) 270 fs rms (50 kHz–80 MHz)  Integrated loop filter with selectable loop bandwidth (60 Hz–8.4 kHz)  Meets ITU-T G.8251 and Telcordia OC-192 GR-253

锁相环 - PLL Any-frequency jitter attenuating clock

封装/外壳：36-VFQFN 裸露焊盘 包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 描述：IC MULTIPLIER/ATTENUATOR 36-QFN 集成电路（IC） 时钟发生器，PLL，频率合成器

封装/外壳：36-VFQFN 裸露焊盘 包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 描述：IC MULTIPLIER/ATTENUATOR 36-QFN 集成电路（IC） 时钟发生器，PLL，频率合成器

2.5 V to 5.5 V, 230uA, Parallel Interface Dual Voltage-Output 8-/10-/12-Bit DACs

GENERAL DESCRIPTION The AD5332/AD5333/AD5342/AD5343 are dual 8-, 10-, and 12-bit DACs. They operate from a 2.5 V to 5.5 V supply consuming just 230 µA at 3 V, and feature a power-down pin, PD that further reduces the current to 80 nA. These devices incorporate an on-chip output buffer that can dr

2.5 V to 5.5 V, 230 uA, Dual Rail-to-Rail Voltage Output 8-/10-/12-Bit DACs

GENERAL DESCRIPTION The AD5303/AD5313/AD5323 are dual 8-/10-/12-bit buffered voltage output DACs in a 16-lead TSSOP package that operate from a single 2.5 V to 5.5 V supply, consuming 230 μA at 3 V. Their on-chip output amplifiers allow the outputs to swing rail-torail with a slew rate of 0.7 V/μ

T-1 Right Angle LED Assembly

文件：66.82 Kbytes Page：1 Pages

T-1 Right Angle LED Assembly

文件：82.36 Kbytes Page：1 Pages

20 (7/28) AWG Tinned Copper

文件：412.21 Kbytes Page：4 Pages