Switching, Inverter Circuit, Interface Circuit And Driver Circuit Applications

Switching, Inverter Circuit, Interface Circuit And Driver Circuit Applications ● With built-in bias resistors ● Simplify circuit design ● Reduce a quantity of parts and manufacturing process ● Complementary to RN1001~RN1006

Bias resistor built-in transistor (BRT)

Application Scope：General-purpose\nPolarity：PNP\nInternal Connection：Single\nComplementary Product：RN1004\nRoHS Compatible Product(s) (#)：Available Collector Current IC -0.1 A \nCollector-emitter voltage VCEO -50 V ;

COLOR TELEVISION N1PS Chassis

文件：2.69679 Mbytes Page：54 Pages

COLOR TELEVISION

文件：2.69679 Mbytes Page：54 Pages

COLOUR TELEVISION C9PJ Chassis

文件：6.49885 Mbytes Page：126 Pages

RECTIFIER DIODE

RECTIFIER DIODE Repetitive voltage up to 2600 V Mean forward current 3180 A Surge current 33.6 kA

Quad GTL/GTL to LVTTL/TTL bidirectional latched translator

DESCRIPTION The GTL2004 is a quad translating transceiver designed for 3.3V system interface with a GTL/GTL+ bus. The direction pin allows the part to function as either a GTL to TTL sampling receiver or as a TTL to GTL interface. Separate latch enables allow sampling and holding of data from th

Quad GTL/GTL to LVTTL/TTL bidirectional latched translator

DESCRIPTION The GTL2004 is a quad translating transceiver designed for 3.3V system interface with a GTL/GTL+ bus. The direction pin allows the part to function as either a GTL to TTL sampling receiver or as a TTL to GTL interface. Separate latch enables allow sampling and holding of data from th

256KB and 512KB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms

The MPC2004 and MPC2005 are designed to provide burstable, high performance 256KB/512KB L2 cache for the PowerPC 60x microprocessor family in conformance with the PowerPC Reference Platform (PReP) and the PowerPC Common Hardware Reference Platform (CHRP) specifications. The modules are configured

900 MHz DRIVER & RAMP SILICON MONOLITHIC INTEGRATED CIRCUIT

The MRFIC2004 is an integrated Driver and Ramp designed for transmitters operating in the 800 MHz to 1.0 GHz frequency range. The Ramp is an integrator which can be used for burst control for TDD/TDMA systems. The Driver uses a cascode configuration for high gain and reverse isolation. A power dow