SINGLE-PHASE SILICON BRIDGE RECTIFIER

文件：40.26 Kbytes Page：1 Pages

VersaClock® 7 可编程抖动衰减器系列

VersaClock 7 Programmable Jitter Attenuator Family

Features ▪ 169fs RMS typical phase jitter ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ Compliant with ITU-T G.8262 and G.8262.1 for synchronous Ethernet Equipment Clock (EEC/eEEC) ▪ Jitter attenuation with programmable loop bandwidth from 0.1Hz to 12kHz ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs

VersaClock 7 Programmable Jitter Attenuator Family

Features ▪ 169fs RMS typical phase jitter ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ Compliant with ITU-T G.8262 and G.8262.1 for synchronous Ethernet Equipment Clock (EEC/eEEC) ▪ Jitter attenuation with programmable loop bandwidth from 0.1Hz to 12kHz ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs

VersaClock 7 Programmable Jitter Attenuator Family

Features ▪ 169fs RMS typical phase jitter ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ Compliant with ITU-T G.8262 and G.8262.1 for synchronous Ethernet Equipment Clock (EEC/eEEC) ▪ Jitter attenuation with programmable loop bandwidth from 0.1Hz to 12kHz ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs

VersaClock 7 Programmable Jitter Attenuator Family

Features ▪ 169fs RMS typical phase jitter ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ Compliant with ITU-T G.8262 and G.8262.1 for synchronous Ethernet Equipment Clock (EEC/eEEC) ▪ Jitter attenuation with programmable loop bandwidth from 0.1Hz to 12kHz ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs

VersaClock 7 Programmable Jitter Attenuator Family

Features ▪ 169fs RMS typical phase jitter ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ Compliant with ITU-T G.8262 and G.8262.1 for synchronous Ethernet Equipment Clock (EEC/eEEC) ▪ Jitter attenuation with programmable loop bandwidth from 0.1Hz to 12kHz ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs

VersaClock 7 Programmable Jitter Attenuator Family

Features ▪ 169fs RMS typical phase jitter ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ Compliant with ITU-T G.8262 and G.8262.1 for synchronous Ethernet Equipment Clock (EEC/eEEC) ▪ Jitter attenuation with programmable loop bandwidth from 0.1Hz to 12kHz ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs

VersaClock 7 Programmable Jitter Attenuator Family

Features ▪ 169fs RMS typical phase jitter ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ Compliant with ITU-T G.8262 and G.8262.1 for synchronous Ethernet Equipment Clock (EEC/eEEC) ▪ Jitter attenuation with programmable loop bandwidth from 0.1Hz to 12kHz ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs

VersaClock 7 Programmable Jitter Attenuator Family

Features ▪ 169fs RMS typical phase jitter ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ Compliant with ITU-T G.8262 and G.8262.1 for synchronous Ethernet Equipment Clock (EEC/eEEC) ▪ Jitter attenuation with programmable loop bandwidth from 0.1Hz to 12kHz ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs

VersaClock 7 Programmable Jitter Attenuator Family

Features ▪ 169fs RMS typical phase jitter ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ Compliant with ITU-T G.8262 and G.8262.1 for synchronous Ethernet Equipment Clock (EEC/eEEC) ▪ Jitter attenuation with programmable loop bandwidth from 0.1Hz to 12kHz ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs

VersaClock 7 Programmable Jitter Attenuator Family

Features ▪ 169fs RMS typical phase jitter ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ Compliant with ITU-T G.8262 and G.8262.1 for synchronous Ethernet Equipment Clock (EEC/eEEC) ▪ Jitter attenuation with programmable loop bandwidth from 0.1Hz to 12kHz ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs

VersaClock 7 Programmable Jitter Attenuator Family

Features ▪ 169fs RMS typical phase jitter ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ Compliant with ITU-T G.8262 and G.8262.1 for synchronous Ethernet Equipment Clock (EEC/eEEC) ▪ Jitter attenuation with programmable loop bandwidth from 0.1Hz to 12kHz ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs

VersaClock 7 Programmable Jitter Attenuator Family

Features ▪ 169fs RMS typical phase jitter ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ Compliant with ITU-T G.8262 and G.8262.1 for synchronous Ethernet Equipment Clock (EEC/eEEC) ▪ Jitter attenuation with programmable loop bandwidth from 0.1Hz to 12kHz ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs

VersaClock 7 Programmable Jitter Attenuator Family

Features ▪ 169fs RMS typical phase jitter ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ Compliant with ITU-T G.8262 and G.8262.1 for synchronous Ethernet Equipment Clock (EEC/eEEC) ▪ Jitter attenuation with programmable loop bandwidth from 0.1Hz to 12kHz ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs

VersaClock 7 Programmable Jitter Attenuator Family

Features ▪ 169fs RMS typical phase jitter ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ Compliant with ITU-T G.8262 and G.8262.1 for synchronous Ethernet Equipment Clock (EEC/eEEC) ▪ Jitter attenuation with programmable loop bandwidth from 0.1Hz to 12kHz ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs

VersaClock 7 Programmable Jitter Attenuator Family

Features ▪ 169fs RMS typical phase jitter ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ Compliant with ITU-T G.8262 and G.8262.1 for synchronous Ethernet Equipment Clock (EEC/eEEC) ▪ Jitter attenuation with programmable loop bandwidth from 0.1Hz to 12kHz ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs

VersaClock 7 Programmable Jitter Attenuator Family

Features ▪ 169fs RMS typical phase jitter ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ Compliant with ITU-T G.8262 and G.8262.1 for synchronous Ethernet Equipment Clock (EEC/eEEC) ▪ Jitter attenuation with programmable loop bandwidth from 0.1Hz to 12kHz ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs

VersaClock 7 Programmable Jitter Attenuator Family

Features ▪ 169fs RMS typical phase jitter ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ Compliant with ITU-T G.8262 and G.8262.1 for synchronous Ethernet Equipment Clock (EEC/eEEC) ▪ Jitter attenuation with programmable loop bandwidth from 0.1Hz to 12kHz ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs

包装：卷带（TR） 描述：IC CLOCK JITTER PCIE 40VFQFPN 集成电路（IC） 时钟发生器，PLL，频率合成器

包装：卷带（TR） 描述：IC CLOCK JITTER PCIE 40VFQFPN 集成电路（IC） 时钟发生器，PLL，频率合成器

Four wire Kelvin lead measurements

文件：933.59 Kbytes Page：1 Pages

INTERCONNECTS .100??Grid (.018??dia.) Pins SMT Gull Wing Headers & Sockets Single and Double Row

文件：199.28 Kbytes Page：1 Pages

Ultra Low Bias Current Varactor Bridge Operational Amplifiers

文件：984.54 Kbytes Page：5 Pages

Ultra Low Bias Current Varactor Bridge Operational Amplifiers

文件：50.19 Kbytes Page：1 Pages

SCREW TYPE SERIES

文件：382.28 Kbytes Page：1 Pages