Simple 2-wire bus buffer

简单型双线总线缓冲器

Simple 2-wire bus buffer

封装/外壳：8-SOIC（0.154"，3.90mm 宽） 包装：管件 描述：IC REDRIVER I2C 1CH 400KHZ 8SO 集成电路（IC） 信号缓冲器、中继器、分离器

简单型双线总线缓冲器

封装/外壳：8-TSSOP，8-MSOP（0.118"，3.00mm 宽） 包装：管件 描述：IC REDRIVER I2C 1CH 8TSSOP 集成电路（IC） 信号缓冲器、中继器、分离器

RS232, #24-25pr, SR-PVC, O/A Foil, PVC Jkt, CMG, 75Ω

Product Description Computer EIA RS-232 Cable, 24 AWG stranded (7x32) tinned copper conductors, semi-rigid PVC insulation, 25 twisted pairs, overall Beldfoil® shield (100 coverage), 24 AWG stranded tinned copper drain wire (continued), PVC jacket.

Low Jitter Clock Generator with Eight LVPECL Outputs

GENERAL DESCRIPTION The AD9525 is designed to support converter clock requirements for long-term evolution (LTE) and multicarrier GSM base station designs. The AD9525 provides a low power, multioutput, clock distribution function with low jitter performance, along with an on-chip PLL that can be

Low Jitter Clock Generator with Eight LVPECL Outputs

GENERAL DESCRIPTION The AD9525 is designed to support converter clock requirements for long-term evolution (LTE) and multicarrier GSM base station designs. The AD9525 provides a low power, multioutput, clock distribution function with low jitter performance, along with an on-chip PLL that can be

Low Jitter Clock Generator with Eight LVPECL Outputs

GENERAL DESCRIPTION The AD9525 is designed to support converter clock requirements for long-term evolution (LTE) and multicarrier GSM base station designs. The AD9525 provides a low power, multioutput, clock distribution function with low jitter performance, along with an on-chip PLL that can be

MACHINE SCREW PAN PHILLIPS 10-32

文件：130.87 Kbytes Page：1 Pages