Dual Bias Resistor Transistor NPNPNP Silicon

Dual Bias Resistor Transistor NPN+PNP Silicon P/b Lead(Pb)-Free

丝印代码：35；Digital Transistors (Built-in Resistors)

FEATURES Both the DTC123J chip and DTA123J chip in a package Mounting possible with SOT-363 automatic mounting machines Transistor elements are independent, eliminating interference Mounting cost and area be cut in half

DUAL BIAS RESISTOR TRANSISTOR NPN & PNP WITH MONOLITHIC BIAS RESISTOR NETWORK

DESCRIPTION The BRT (Bias Resistor Transistor) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base emitter resistor. These digital transistors are designed to replace a sing le device and its external resistor bias networ

Dual Bias Resistor Transistors

文件：1.49667 Mbytes Page：29 Pages

互补双极数字晶体管 (BRT)

This series of digital transistors is designed to replace a single device and its external resistor bias network. The Bias Resistor Transistor (BRT) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base-emitter resistor. The BRT el • Simplifies Circuit Design\n• Reduces Board Space\n• Reduces Component Count\n• NSV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable\n• These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant;

Dual Bias Resistor Transistors

Dual Bias Resistor Transistors NPN and PNP Silicon Surface Mount Transistors with Monolithic Bias Resistor Network The BRT (Bias Resistor Transistor) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base–emitter resistor. Thes

Dual Bias Resistor Transistors

Dual Bias Resistor Transistors NPN and PNP Silicon Surface Mount Transistors with Monolithic Bias Resistor Network The BRT (Bias Resistor Transistor) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base–emitter resistor. Thes

Dual Bias Resistor Transistors

Dual Bias Resistor Transistors NPN and PNP Silicon Surface Mount Transistors with Monolithic Bias Resistor Network The BRT (Bias Resistor Transistor) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base−emitter resistor. These

Complementary Bias Resistor Transistors

文件：172.91 Kbytes Page：10 Pages

Dual Bias Resistor Transistors

文件：373.98 Kbytes Page：35 Pages

Dual Bias Resistor Transistors

文件：661.99 Kbytes Page：13 Pages

Dual Bias Resistor Transistors

文件：373.98 Kbytes Page：35 Pages

Dual Bias Resistor Transistors

文件：830.77 Kbytes Page：34 Pages

Complementary Bias Resistor Transistors

文件：172.91 Kbytes Page：10 Pages

Dual Bias Resistor Transistors

文件：270.41 Kbytes Page：34 Pages

数字三极管

Complementary Bias Resistor Transistors

文件：172.91 Kbytes Page：10 Pages

2.5 V to 5.5 V, 500 uA, Parallel Interface Quad Voltage-Output 8-/10-/12-Bit DACs

GENERAL DESCRIPTION The AD5334/AD5335/AD5336/AD5344 are quad 8-, 10-, and 12-bit DACs. They operate from a 2.5 V to 5.5 V supply consuming just 500 µA at 3 V, and feature a power-down mode that further reduces the current to 80 nA. These devices incorporate an on-chip output buffer that can drive

3-Phase Bridge Rectifier

Description: The NTE5335 and NTE5338 3–Phase bridge rectifiers incorporate highly efficient thermal management to provide high surge capability, extended life, and reliable performance. Available in an industry standard screw–mount package, these devices provide 2500Vrms from all terminals to the

N-Channel Enhancement-Mode Vertical DMOS FETs

Low Threshold DMOS Technology These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertexs well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the

P-Channel Enhancement-Mode Vertical DMOS FETs

Advanced DMOS Technology These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex’s well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedan

P-Channel Enhancement-Mode Vertical DMOS FETs

Advanced DMOS Technology These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex’s well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedan