CMOS Programmable Peripheral Interface

文件：502.11 Kbytes Page：24 Pages

CMOS Programmable Peripheral Interface

文件：500.35 Kbytes Page：26 Pages

CMOS Programmable Peripheral Interface

文件：1.07026 Mbytes Page：26 Pages

CMOS Programmable Peripheral Interface

文件：500.35 Kbytes Page：26 Pages

CMOS PROGRAMMABLE PERIPHERAL INTERFACE

GENERAL DESCRIPTION The MSM82C55A-2 is a programmable universal I/O interface device which operates as high speed and on low power consumption due to 3m silicon gate CMOS technology. It is the best fit as an I/O port in a system which employs the 8-bit parallel processing MSM80C85AH CPU. This

CMOS Programmable Peripheral Interface

Description The Intersil 82C55A is a high performance CMOS version of the industry standard 8255A and is manufactured using a self-aligned silicon gate CMOS process (Scaled SAJI IV). It is a general purpose programmable I/O device which may be used with many different microprocessors. There are 2

CHMOS PROGRAMMABLE PERIPHERAL INTERFACE

The Intel 82C55A is a high-performance, CHMOS version of the industry standard 8255A general purpose programmable I/O device which is designed for use with all Intel and most other microprocessors. It provides 24 I/O pins which may be individually programmed in 2 groups of 12 and used in 3 major m

Radiation Hardened CMOS Programmable Peripheral Interface

The Intersil HS-82C55ARH is a high performance, radiation hardened CMOS version of the industry standard 8255A and is manufactured using a hardened field, self-aligned silicon gate CMOS process. It is a general purpose programmable I/O device which may be used with many different microprocessors.

CMOS PROGRAMMABLE PERIPHERAL INTERFACE

文件：781.43 Kbytes Page：39 Pages