LOW SKEW CMOS PLL CLOCK DRIVER WITH PROCESSOR RESET

The MC88916 Clock Driver utilizes phase–locked loop technology to lock its low skew outputs’ frequency and phase onto an input reference clock. It is designed to provide clock distribution for CISC microprocessor or single processor RISC systems. • Provides Performance Required to Drive 68030 Mi

Second-Generation 32-Bit Enhanced Embedded Controller

Low Skew CMOS PLL Clock Driver with Processor Reset

LOW SKEW CMOS PLL CLOCK DRIVER WITH PROCESSOR RESET

The MC88916 Clock Driver utilizes phase–locked loop technology to lock its low skew outputs’ frequency and phase onto an input reference clock. It is designed to provide clock distribution for CISC microprocessor or single processor RISC systems. • Provides Performance Required to Drive 68030 Mi

LOW SKEW CMOS PLL CLOCK DRIVER WITH PROCESSOR RESET

The MC88916 Clock Driver utilizes phase–locked loop technology to lock its low skew outputs’ frequency and phase onto an input reference clock. It is designed to provide clock distribution for CISC microprocessor or single processor RISC systems. • Provides Performance Required to Drive 68030 Mi

封装/外壳：20-SOIC（0.295"，7.50mm 宽） 包装：托盘 描述：IC CLK BUF CISC 70MHZ 1CIRC 集成电路（IC） 应用特定时钟/定时

封装/外壳：20-SOIC（0.295"，7.50mm 宽） 包装：托盘 描述：IC CLK BUF CISC 80MHZ 1CIRC 集成电路（IC） 应用特定时钟/定时

IC CLK BUF CISC 70MHZ 1CIRC

IC CLK BUF CISC 70MHZ 1CIRC

RECEPTACLE KEYING MODULE

文件：484.15 Kbytes Page：6 Pages