Octal 3-State Noninverting D Flip-Flop

The MC74HC574A is identical in pinout to the LS574. The device inputs are compatible with standard CMOS outputs; with pull−up resistors, they are compatible with LSTTL outputs. Data meeting the set−up time is clocked to the outputs with the rising edge of the Clock. The Output Enable input does no

八路 3 态非逆变 D 型触发器

High-Performance Silicon-Gate CMOS The MC74HC574A is identical in pinout to the LS574. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. Data meeting the setup time is clocked to the outputs with the rising edge of the Clock. • Output Drive Capability: 15 LSTTL Loads\n• Outputs Directly Interface to CMOS, NMOS and TTL\n• Operating Voltage Range: 2.0 to 6.0 V\n• Low Input Current: 1.0 mA\n• In Compliance with the Requirements Defined by JEDEC Standard No. 7A\n• Chip Complexity: 266 FETs or 66.5 Equivalent Gates\n• Pb-Free;

Octal 3-State Noninverting D Flip-Flop

文件：133.5 Kbytes Page：9 Pages

Octal 3?뭆tate Noninverting D Flip?묯lop High?뭁erformance Silicon?묰ate CMOS

文件：122.21 Kbytes Page：10 Pages

Octal 3-State Noninverting D Flip-Flop

The MC74HC574A is identical in pinout to the LS574. The device inputs are compatible with standard CMOS outputs; with pull−up resistors, they are compatible with LSTTL outputs. Data meeting the set−up time is clocked to the outputs with the rising edge of the Clock. The Output Enable input does no

OCTAL 3-STARE NONINVERTING D FLIP-FLOP

The MC54/74HC574A is identical in pinout to the LS574. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. Data meeting the setup time is clocked to the outputs with the rising edge of the Clock. The Output Enable input does n

Octal 3-State Noninverting D Flip-Flop

The MC74HC574A is identical in pinout to the LS574. The device inputs are compatible with standard CMOS outputs; with pull−up resistors, they are compatible with LSTTL outputs. Data meeting the set−up time is clocked to the outputs with the rising edge of the Clock. The Output Enable input does no

Octal 3-State Noninverting D Flip-Flop

The MC74HC574A is identical in pinout to the LS574. The device inputs are compatible with standard CMOS outputs; with pull−up resistors, they are compatible with LSTTL outputs. Data meeting the set−up time is clocked to the outputs with the rising edge of the Clock. The Output Enable input does no

OCTAL 3-STARE NONINVERTING D FLIP-FLOP

The MC54/74HC574A is identical in pinout to the LS574. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. Data meeting the setup time is clocked to the outputs with the rising edge of the Clock. The Output Enable input does n

Octal 3?뭆tate Noninverting D Flip?묯lop High?뭁erformance Silicon?묰ate CMOS

文件：122.21 Kbytes Page：10 Pages

Octal 3-State Noninverting D Flip-Flop

文件：153.65 Kbytes Page：9 Pages

Octal 3-State Noninverting D Flip-Flop

文件：133.5 Kbytes Page：9 Pages

Octal 3?뭆tate Noninverting D Flip?묯lop High?뭁erformance Silicon?묰ate CMOS

文件：122.21 Kbytes Page：10 Pages

Octal 3-State Noninverting D Flip-Flop

文件：153.65 Kbytes Page：9 Pages

Octal 3?뭆tate Noninverting D Flip?묯lop High?뭁erformance Silicon?묰ate CMOS

文件：122.21 Kbytes Page：10 Pages

Octal 3-State Noninverting D Flip-Flop

文件：133.5 Kbytes Page：9 Pages

封装/外壳：20-TSSOP（0.173"，4.40mm 宽） 功能：标准 包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 描述：IC FF D-TYPE SNGL 8BIT 20TSSOP 集成电路（IC） 触发器

Octal 3?뭆tate Noninverting D Flip?묯lop High?뭁erformance Silicon?묰ate CMOS

文件：122.21 Kbytes Page：10 Pages

Octal 3-State Noninverting D Flip-Flop

文件：133.5 Kbytes Page：9 Pages

Octal 3?뭆tate Noninverting D Flip?묯lop High?뭁erformance Silicon?묰ate CMOS

文件：122.21 Kbytes Page：10 Pages

封装/外壳：20-SOIC（0.295"，7.50mm 宽） 功能：标准 包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 描述：IC FF D-TYPE SNGL 8BIT 20SOIC 集成电路（IC） 触发器

Octal 3-State Noninverting D Flip-Flop

文件：153.65 Kbytes Page：9 Pages

Octal 3?뭆tate Noninverting D Flip?묯lop High?뭁erformance Silicon?묰ate CMOS

文件：122.21 Kbytes Page：10 Pages

Octal 3?뭆tate Noninverting D Flip?묯lop High?뭁erformance Silicon?묰ate CMOS

文件：122.21 Kbytes Page：10 Pages

Octal 3-State Noninverting D Flip-Flop

文件：133.5 Kbytes Page：9 Pages

Octal 3-State Noninverting D Flip-Flop

文件：153.65 Kbytes Page：9 Pages

Octal 3?뭆tate Noninverting D Flip?묯lop High?뭁erformance Silicon?묰ate CMOS

文件：122.21 Kbytes Page：10 Pages

Octal 3?뭆tate Noninverting D Flip?묯lop High?뭁erformance Silicon?묰ate CMOS

文件：122.21 Kbytes Page：10 Pages

Octal 3?뭆tate Noninverting D Flip?묯lop High?뭁erformance Silicon?묰ate CMOS

文件：122.21 Kbytes Page：10 Pages

Octal 3-State Noninverting D Flip-Flop

文件：153.65 Kbytes Page：9 Pages

Octal 3-State Noninverting D Flip-Flop

文件：133.5 Kbytes Page：9 Pages

Octal 3-State Noninverting D Flip-Flop

文件：153.65 Kbytes Page：9 Pages

Octal 3?뭆tate Noninverting D Flip?묯lop High?뭁erformance Silicon?묰ate CMOS

文件：122.21 Kbytes Page：10 Pages

Octal 3?뭆tate Noninverting D Flip?묯lop High?뭁erformance Silicon?묰ate CMOS

文件：122.21 Kbytes Page：10 Pages

Octal 3?뭆tate Noninverting D Flip?묯lop High?뭁erformance Silicon?묰ate CMOS

文件：122.21 Kbytes Page：10 Pages

Octal 3-State Noninverting D Flip-Flop

文件：153.65 Kbytes Page：9 Pages

Octal D-type flip-flop; positive edge-trigger; 3-state

GENERAL DESCRIPTION The 74HC/HCT574 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • 3-state non-inverting outputs for bus oriented applications • 8-bit positive edge-triggere

Octal D-type flip-flop; positive edge-trigger; 3-state

GENERAL DESCRIPTION The 74HC/HCT574 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • 3-state non-inverting outputs for bus oriented applications • 8-bit positive edge-triggere