Octal 3?뭆tate Noninverting D Flip?묯lop High?뭁erformance Silicon?묰ate CMOS

文件：122.21 Kbytes Page：10 Pages

封装/外壳：20-SOIC（0.209"，5.30mm 宽） 功能：标准 包装：卷带（TR） 描述：IC FF D-TYPE SNGL 8BIT 20SOEIAJ 集成电路（IC） 触发器

封装/外壳：20-SOIC（0.209"，5.30mm 宽） 功能：标准 包装：卷带（TR）剪切带（CT） 描述：IC FF D-TYPE SNGL 8BIT 20SOEIAJ 集成电路（IC） 触发器

Octal 3-State Noninverting D Flip-Flop

文件：153.65 Kbytes Page：9 Pages

Octal 3-State Noninverting D Flip-Flop

文件：133.5 Kbytes Page：9 Pages

Octal 3?뭆tate Noninverting D Flip?묯lop High?뭁erformance Silicon?묰ate CMOS

文件：122.21 Kbytes Page：10 Pages

Octal 3?뭆tate Noninverting D Flip?묯lop

Octal 3−State Noninverting D Flip−Flop High−Performance Silicon−Gate CMOS The 74HC574 is identical in pinout to the LS574. The device inputs are compatible with standard CMOS outputs; with pull−up resistors, they are compatible with LSTTL outputs. Data meeting the set−up time is clocked to the

Octal D-type flip-flop; positive edge-trigger; 3-state

1. General description The 74HC574; 74HCT574 is an 8-bit positive-edge triggered D-type flip-flop with 3-state outputs. The device features a clock (CP) and output enable (OE) inputs. The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirement

Octal D-type flip-flop; positive edge-trigger; 3-state

GENERAL DESCRIPTION The 74HC/HCT574 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • 3-state non-inverting outputs for bus oriented applications • 8-bit positive edge-triggere

Octal D-type flip-flop; positive edge-trigger; 3-state

1. General description The 74HC574; 74HCT574 is an 8-bit positive-edge triggered D-type flip-flop with 3-state outputs. The device features a clock (CP) and output enable (OE) inputs. The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirement

Octal D-type flip-flop; positive edge-trigger; 3-state

GENERAL DESCRIPTION The 74HC/HCT574 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • 3-state non-inverting outputs for bus oriented applications • 8-bit positive edge-triggere