Hot-Swappable, 21-Bit, DC-Balanced LVDS Deserializers

General Description The MAX9234/MAX9236/MAX9238 deserialize three LVDS serial-data inputs into 21 single-ended LVCMOS/LVTTL outputs. A parallel-rate LVDS clock received with the LVDS data streams provides timing for deserialization. The outputs have a separate supply, allowing 1.8V to 5V output l

热插拔、21位、直流平衡、LVDS解串器

Hot-Swappable, 21-Bit, DC-Balanced LVDS Deserializers

General Description The MAX9234/MAX9236/MAX9238 deserialize three LVDS serial-data inputs into 21 single-ended LVCMOS/LVTTL outputs. A parallel-rate LVDS clock received with the LVDS data streams provides timing for deserialization. The outputs have a separate supply, allowing 1.8V to 5V output l

Hot-Swappable, 21-Bit, DC-Balanced LVDS Deserializers

文件：207.54 Kbytes Page：15 Pages

封装/外壳：48-TFSOP（0.240"，6.10mm 宽） 功能：解串器 包装：托盘 描述：IC DESERIALIZER 21BIT 48TSSOP 集成电路（IC） 串行器，解串器

封装/外壳：48-TFSOP（0.240"，6.10mm 宽） 功能：解串器 包装：卷带（TR） 描述：IC DESERIALIZER 21BIT 48TSSOP 集成电路（IC） 串行器，解串器

LIGHT DUTY MOMENTARY PUSH BUTTON SWITCHES

Description Littelfuse Light Duty Momentary Push Button Switches are weather and dust resistant. These push button switches have a gasket-sealed case and an O-Ring in stem for resistance to harsh environments. Products utilize silver contacts for corrosion resistance in applications up to 36V

HEAVY DUTY NORMALLY OPEN PUSH BUTTON SWITCHES

Description Littelfuse Heavy Duty Normally Open Push Button Switches are push to operate and will spring return to 'Off' position. They have a cylindrical diecast body with 5/8-32 mounting stem. These normally open switches are impact resistant, designed to prevent accidental actuation, incl

Surface Strain Transmitter for indirect measurement of process forces

12-Bit, 20/40/65 MSPS Dual A/D Converter

GENERAL DESCRIPTION The AD9238 is a dual, 3 V, 12-bit, 20 MSPS/40 MSPS/65 MSPS analog-to-digital converter (ADC). It features dual high performance sample-and-hold amplifiers (SHAs) and an integrated voltage reference. The AD9238 uses a multistage differential pipelined architecture with output e

12-Bit, 20 MSPS/40 MSPS/65 MSPS Dual A/D Converter

文件：1.72632 Mbytes Page：48 Pages