Intergrated DDR Power-Solution for Desktops, Notebooks, and Graphi Bill

General Description The MAX8550A integrates a synchronous-buck PWM controller to generate VDDQ, a sourcing and sinking LDO linear regulator to generate VTT, and a 10mA reference output buffer to generate VTTR. The buck controller drives two external n-channel MOSFETs to generate output voltages d

集成DDR电源方案，适用于台式机、笔记本电脑及图形卡

MAX8550A内部集成了一路用于产生VDDQ的同步buck PWM控制器，一路用于产生VTT源出和吸入电流的LDO线性稳压器以及一路用于产生VTTR的10mA基准输出缓冲器。Buck控制器驱动两个外部n沟道MOSFET，可由2V至28V输入电压产生低至0.7V的输出电压，输出电流高达15A。LDO能吸收或源出高达1.5A的连续电流和3A峰值电流。LDO输出和10mA基准缓冲器输出都能跟踪REFIN电压。这些特性使得MAX8550A可理想用于为台式机、笔记本电脑以及图形卡中的DDR存储器电。\n\n MAX8550A的PWM控制器采用Maxim专利的Quick-PWM™架构，具有高达 Buck控制器\n• 具有100ns负载阶跃响应的Quick-PWM\n• 高达95%的效率\n• 2V至28V输入电压范围\n• 1.8V/2.5V固定或者0.7V至5.5V可调输出\n• 高达600kHz可选开关频率\n• 折返式可编程电流限制\n• 1.7ms数字软启动\n• 独立的关断和待机控制\n• 可选的过压/欠压保护\n• 电源就绪窗口比较器LDO部分\n• 完全集成的VTT和VTTR\n• VTT具有±3A的供出/吸收能力\n• VTT和VTTR输出跟踪VREFIN/2\n• 全陶瓷输出电容设计\n• 1.0V至2.8V输入电压范围\n• 电源就绪窗口比较器;

Evaluation Kit

文件：295.33 Kbytes Page：8 Pages

Intergrated DDR Power-Solution for Desktops, Notebooks, and Graphi Bill

General Description The MAX8550A integrates a synchronous-buck PWM controller to generate VDDQ, a sourcing and sinking LDO linear regulator to generate VTT, and a 10mA reference output buffer to generate VTTR. The buck controller drives two external n-channel MOSFETs to generate output voltages d

封装/外壳：28-WFQFN 裸露焊盘 包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 描述：IC REG CTRLR DDR 2OUT 28TQFN 集成电路（IC） 特殊用途稳压器

封装/外壳：28-WFQFN 裸露焊盘 包装：卷带（TR） 描述：IC REG CTRLR DDR 2OUT 28TQFN 集成电路（IC） 特殊用途稳压器

4-bit multiplexed/1-bit latched 5-bit I2C EEPROM

DESCRIPTION The primary function of the 4-bit 2-to-1 I2C multiplexer is to select either a 4-bit input or data from a non-volatile register and drive this value onto the output pins. One additional non-multiplexed register output is also provided. FEATURES • 4-bit 2-to-1 multiplexer, 1-bit

4-bit multiplexed/1-bit latched 5-bit I2C EEPROM

DESCRIPTION The primary function of the 4-bit 2-to-1 I2C multiplexer is to select either a 4-bit input or data from a non-volatile register and drive this value onto the output pins. One additional non-multiplexed register output is also provided. FEATURES • 4-bit 2-to-1 multiplexer, 1-bit

4-bit multiplexed/1-bit latched 5-bit I2C EEPROM

DESCRIPTION The primary function of the 4-bit 2-to-1 I2C multiplexer is to select either a 4-bit input or data from a non-volatile register and drive this value onto the output pins. One additional non-multiplexed register output is also provided. FEATURES • 4-bit 2-to-1 multiplexer, 1-bit

4-bit multiplexed/1-bit latched 5-bit I2C EEPROM

DESCRIPTION The primary function of the 4-bit 2-to-1 I2C multiplexer is to select either a 4-bit input or data from a non-volatile register and drive this value onto the output pins. One additional non-multiplexed register output is also provided. FEATURES • 4-bit 2-to-1 multiplexer, 1-bit

4-bit multiplexed/1-bit latched 5-bit I2C EEPROM

DESCRIPTION The primary function of the 4-bit 2-to-1 I2C multiplexer is to select either a 4-bit input or data from a non-volatile register and drive this value onto the output pins. One additional non-multiplexed register output is also provided. FEATURES • 4-bit 2-to-1 multiplexer, 1-bit