QUAD 2-INPUT SCHMITT NAND GATE

DESCRIPTION The M54/74HC132 is a high speed CMOSQUAD2-INPUT SCHMITT NAND GATE fabricated in silicon gate C2MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. Pin configuration and function are identical to those of the M54/74HC00.

QUAD 2-INPUT SCHMITT NAND GATE

DESCRIPTION The M54/74HC132 is a high speed CMOSQUAD2-INPUT SCHMITT NAND GATE fabricated in silicon gate C2MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. Pin configuration and function are identical to those of the M54/74HC00.

Quad 2-input Schmitt NAND gate

Features • High-speed: tPD = 11 ns (typ.) at VCC = 6 V • Low power dissipation: ICC = 1 μA (max.) at TA = 25 °C • High noise immunity: VH(typ) = 0.9 V at VCC = 5 V • Symmetrical output impedance: |IOH| = IOL = 4 mA (min.) • Balanced propagation delays: tPLH ≅ tPHL • Wide operating volta

Quad 2-Input Schmitt NAND Gate

Quad 2-input Schmitt NAND gate

Features • High-speed: tPD = 11 ns (typ.) at VCC = 6 V • Low power dissipation: ICC = 1 μA (max.) at TA = 25 °C • High noise immunity: VH(typ) = 0.9 V at VCC = 5 V • Symmetrical output impedance: |IOH| = IOL = 4 mA (min.) • Balanced propagation delays: tPLH ≅ tPHL • Wide operating volta

QUAD 2-INPUT SCHMITT NAND GATE

DESCRIPTION The M54/74HC132 is a high speed CMOSQUAD2-INPUT SCHMITT NAND GATE fabricated in silicon gate C2MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. Pin configuration and function are identical to those of the M54/74HC00.

QUAD 2-INPUT SCHMITT NAND GATE

DESCRIPTION The M54/74HC132 is a high speed CMOSQUAD2-INPUT SCHMITT NAND GATE fabricated in silicon gate C2MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. Pin configuration and function are identical to those of the M54/74HC00.

QUAD 2-INPUT SCHMITT NAND GATE

DESCRIPTION The M54/74HC132 is a high speed CMOSQUAD2-INPUT SCHMITT NAND GATE fabricated in silicon gate C2MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. Pin configuration and function are identical to those of the M54/74HC00.

QUAD 2-INPUT SCHMITT NAND GATE

DESCRIPTION The M54/74HC132 is a high speed CMOSQUAD2-INPUT SCHMITT NAND GATE fabricated in silicon gate C2MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. Pin configuration and function are identical to those of the M54/74HC00.

QUAD 2-INPUT SCHMITT NAND GATE

DESCRIPTION The M54/74HC132 is a high speed CMOSQUAD2-INPUT SCHMITT NAND GATE fabricated in silicon gate C2MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. Pin configuration and function are identical to those of the M54/74HC00.

QUAD 2-INPUT SCHMITT NAND GATE

DESCRIPTION The M54/74HC132 is a high speed CMOSQUAD2-INPUT SCHMITT NAND GATE fabricated in silicon gate C2MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. Pin configuration and function are identical to those of the M54/74HC00.

Quad 2-input Schmitt NAND gate

Features • High-speed: tPD = 11 ns (typ.) at VCC = 6 V • Low power dissipation: ICC = 1 μA (max.) at TA = 25 °C • High noise immunity: VH(typ) = 0.9 V at VCC = 5 V • Symmetrical output impedance: |IOH| = IOL = 4 mA (min.) • Balanced propagation delays: tPLH ≅ tPHL • Wide operating volta

QUAD 2-INPUT SCHMITT NAND GATE

DESCRIPTION The M54/74HC132 is a high speed CMOSQUAD2-INPUT SCHMITT NAND GATE fabricated in silicon gate C2MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. Pin configuration and function are identical to those of the M54/74HC00.

Quad 2-input Schmitt NAND gate

Features • High-speed: tPD = 11 ns (typ.) at VCC = 6 V • Low power dissipation: ICC = 1 μA (max.) at TA = 25 °C • High noise immunity: VH(typ) = 0.9 V at VCC = 5 V • Symmetrical output impedance: |IOH| = IOL = 4 mA (min.) • Balanced propagation delays: tPLH ≅ tPHL • Wide operating volta

Quad 2-input Schmitt NAND gate

Features • High-speed: tPD = 11 ns (typ.) at VCC = 6 V • Low power dissipation: ICC = 1 μA (max.) at TA = 25 °C • High noise immunity: VH(typ) = 0.9 V at VCC = 5 V • Symmetrical output impedance: |IOH| = IOL = 4 mA (min.) • Balanced propagation delays: tPLH ≅ tPHL • Wide operating volta

Quad 2-input Schmitt NAND gate

Features • High-speed: tPD = 11 ns (typ.) at VCC = 6 V • Low power dissipation: ICC = 1 μA (max.) at TA = 25 °C • High noise immunity: VH(typ) = 0.9 V at VCC = 5 V • Symmetrical output impedance: |IOH| = IOL = 4 mA (min.) • Balanced propagation delays: tPLH ≅ tPHL • Wide operating volta

封装/外壳：14-SOIC（0.154"，3.90mm 宽） 包装：卷带（TR） 描述：IC GATE NAND SCHMIT 4CH 2IN 14SO 集成电路（IC） 门和反相器

封装/外壳：14-TSSOP（0.173"，4.40mm 宽） 包装：卷带（TR） 描述：IC GATE NAND 4CH 2-INP 14TSSOP 集成电路（IC） 门和反相器

Quad 2-input NAND Schmitt trigger

1. General description The 74HC132; 74HCT132 is a quad 2-input NAND gate with Schmitt-trigger inputs. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. Schmitt trigger inputs transform slowly changing input signals

High Speed CMOS Logic

Features High Speed: tPD = 11ns @ 5V (Typ.) Low Input Current: 1μA Output Drive Capability: 10 LSTTL loads Outputs directly interface CMOS, NMOS and TTL Operating Voltage Range: 2V to 6V CMOS High Noise Immunity Function compatible with 74LS132.

Quad 2?묲nput NAND Gate with Schmitt?뭈rigger Inputs High?뭁erformance Silicon?묰ate CMOS

Quad 2−Input NAND Gate with Schmitt−Trigger Inputs High−Performance Silicon−Gate CMOS The 74HC132 is identical in pinout to the LS132. The device inputs are compatible with standard CMOS outputs; with pull−up resistors, they are compatible with LSTTL outputs. The HC132 can be used to enhance no

Quad 2-input NAND Schmitt trigger

GENERAL DESCRIPTION The 74HC/HCT132 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT132 contain four 2-input NAND gates which accept standard input signals. They are capable

High Speed CMOS Logic

文件：566.17 Kbytes Page：5 Pages