CMOS Programmable Peripheral Interface

Description The Harris 82C55A is a high performance CMOS version of the industry standard 8255A and is manufactured using a self-aligned silicon gate CMOS process (Scaled SAJI IV). It is a general purpose programmable I/O device which may be used with many different microprocessors. There are 24

CMOS Programmable Peripheral Interface

Description The Intersil 82C55A is a high performance CMOS version of the industry standard 8255A and is manufactured using a self-aligned silicon gate CMOS process (Scaled SAJI IV). It is a general purpose programmable I/O device which may be used with many different microprocessors. There are 2

CMOS Programmable Peripheral Interface

The Intersil 82C55A is a high performance CMOS version of the industry standard 8255A and is manufactured using a self-aligned silicon gate CMOS process (Scaled SAJI IV). It is a general purpose programmable I/O device which may be used with many different microprocessors. There are 24 I/O pins wh

封装/外壳：40-DIP（0.600"，15.24mm） 包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 描述：IC I/O EXPANDER 24B 40DIP 集成电路（IC） I/O 扩展器

CMOS Programmable Peripheral Interface

文件：554.6 Kbytes Page：29 Pages

CMOS Programmable Peripheral Interface

Description The Harris 82C55A is a high performance CMOS version of the industry standard 8255A and is manufactured using a self-aligned silicon gate CMOS process (Scaled SAJI IV). It is a general purpose programmable I/O device which may be used with many different microprocessors. There are 24

CMOS Programmable Peripheral Interface

Description The Intersil 82C55A is a high performance CMOS version of the industry standard 8255A and is manufactured using a self-aligned silicon gate CMOS process (Scaled SAJI IV). It is a general purpose programmable I/O device which may be used with many different microprocessors. There are 2

CMOS Programmable Peripheral Interface

The Intersil 82C55A is a high performance CMOS version of the industry standard 8255A and is manufactured using a self-aligned silicon gate CMOS process (Scaled SAJI IV). It is a general purpose programmable I/O device which may be used with many different microprocessors. There are 24 I/O pins wh

封装/外壳：40-DIP（0.600"，15.24mm） 包装：管件 描述：IC I/O EXPANDER 24B 40DIP 集成电路（IC） I/O 扩展器

接口-I/O扩展器 W/ANNEAL PERIPH PRG- I/O 5V 8MHZ IND

CMOS Programmable Peripheral Interface

文件：554.6 Kbytes Page：29 Pages

Radiation Hardened CMOS Programmable Peripheral Interface

The Intersil HS-82C55ARH is a high performance, radiation hardened CMOS version of the industry standard 8255A and is manufactured using a hardened field, self-aligned silicon gate CMOS process. It is a general purpose programmable I/O device which may be used with many different microprocessors.

CMOS PROGRAMMABLE PERIPHERAL INTERFACE

GENERAL DESCRIPTION The MSM82C55A-2 is a programmable universal I/O interface device which operates as high speed and on low power consumption due to 3m silicon gate CMOS technology. It is the best fit as an I/O port in a system which employs the 8-bit parallel processing MSM80C85AH CPU. This

CMOS Programmable Peripheral Interface

Description The Intersil 82C55A is a high performance CMOS version of the industry standard 8255A and is manufactured using a self-aligned silicon gate CMOS process (Scaled SAJI IV). It is a general purpose programmable I/O device which may be used with many different microprocessors. There are 2

CHMOS PROGRAMMABLE PERIPHERAL INTERFACE

The Intel 82C55A is a high-performance, CHMOS version of the industry standard 8255A general purpose programmable I/O device which is designed for use with all Intel and most other microprocessors. It provides 24 I/O pins which may be individually programmed in 2 groups of 12 and used in 3 major m

CMOS PROGRAMMABLE PERIPHERAL INTERFACE

文件：781.43 Kbytes Page：39 Pages