LOW SKEW 첨1, 첨2 CLOCK GENERATOR

GENERAL DESCRIPTION The ICS8701 is a low skew, ÷1, ÷2 Clock Generator and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The low impedance LVCMOS outputs are designed to drive 50Ω series or parallel terminated transmission lines. The effective fanout can be incr

LOW SKEW 첨1, 첨2 CLOCK GENERATOR W/POLARITY CONTROL

LOW SKEW ÷1, ÷2 CLOCK GENERATOR w/POLARITY CONTROL

LOW SKEW 첨1, 첨2 CLOCK GENERATOR W/POLARITY CONTROL

LOW SKEW ÷1, ÷2 CLOCK GENERATOR w/POLARITY CONTROL

LOW SKEW 첨1, 첨2 CLOCK GENERATOR W/POLARITY CONTROL

LOW SKEW ÷1, ÷2 CLOCK GENERATOR w/POLARITY CONTROL

Low Skew, 1-to-16 LVCMOS/LVTTL Clock Generator

Features • Sixteen LVCMOS/LVTTL outputs (4 banks of 4 outputs) • Selectable differential CLK1/CLK1 or LVCMOS/LVTTL clock input • CLK1, CLK1 pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL • CLK0 supports the following input types: LVCMOS, LVTTL • Max

Low Skew, 1-to-16 LVCMOS/LVTTL Clock Generator

Features • Sixteen LVCMOS/LVTTL outputs (4 banks of 4 outputs) • Selectable differential CLK1/CLK1 or LVCMOS/LVTTL clock input • CLK1, CLK1 pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL • CLK0 supports the following input types: LVCMOS, LVTTL • Max

LOW SKEW 첨1, 첨2 CLOCK GENERATOR

GENERAL DESCRIPTION The ICS8701 is a low skew, ÷1, ÷2 Clock Generator and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The low impedance LVCMOS outputs are designed to drive 50Ω series or parallel terminated transmission lines. The effective fanout can be incr

LOW SKEW 첨1, 첨2 CLOCK GENERATOR

GENERAL DESCRIPTION The ICS8701I is a low skew, ÷1, ÷2 Clock Generator. The low impedance LVCMOS outputs are designed to drive 50Ω series or parallel terminated transmission lines. The effective fanout can be increased from 20 to 40 by utilizing the ability of the outputs to drive two series term

LOW SKEW 첨1, 첨2 CLOCK GENERATOR

GENERAL DESCRIPTION The ICS8701I is a low skew, ÷1, ÷2 Clock Generator. The low impedance LVCMOS outputs are designed to drive 50Ω series or parallel terminated transmission lines. The effective fanout can be increased from 20 to 40 by utilizing the ability of the outputs to drive two series term

LOW SKEW 첨1, 첨2 CLOCK GENERATOR

GENERAL DESCRIPTION The ICS8701 is a low skew, ÷1, ÷2 Clock Generator and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The low impedance LVCMOS outputs are designed to drive 50Ω series or parallel terminated transmission lines. The effective fanout can be incr

LOW SKEW 첨1, 첨2 CLOCK GENERATOR

GENERAL DESCRIPTION The ICS8701I is a low skew, ÷1, ÷2 Clock Generator. The low impedance LVCMOS outputs are designed to drive 50Ω series or parallel terminated transmission lines. The effective fanout can be increased from 20 to 40 by utilizing the ability of the outputs to drive two series term

Low skew -1, -2 clock generator

LOW SKEW ?, ? CLOCK GENERATOR

IC CLOCK GENERATOR 48-LQFP

封装/外壳：48-LQFP 包装：卷带（TR） 描述：IC CLOCK GENERATOR 48-LQFP 集成电路（IC） 时钟发生器，PLL，频率合成器

Low Skew, ÷1, ÷2 LVCMOS/LVTTL Clock Generator

FEATURES • Twenty LVCMOS outputs, 7Ω typical output impedance • One LVCMOS/LVTTL clock input • Maximum output frequency: 250MHz • Bank enable logic allows unused banks to be disabled in reduced fanout applications • Output skew: 250ps (maximum) • Part-to-part skew: 600ps (maximum) • Bank s

Mass Flow Meter for Gases (MFM)

The mass flow meter (MFM) type 8701 is suited for measuring the mass flow of gases over a big flow range. The thermal MEMS sensor is located directly in the gas stream and therefore reaches very fast response times. Type 8701 can optionally be calibrated for two different gases; the user can sw

Low Skew, ÷1, ÷2 Clock Generator

FEATURES • Twenty LVCMOS outputs, 7Ω typical output impedance • LVCMOS / LVTTL clock input • Maximum input frequency: 250MHz • Bank enable logic allows unused banks to be disabled in reduced fanout applications • Bank skew: 200ps • Output skew: 250ps • Multiple frequency skew: 300ps • Par

Low Skew, ÷1, ÷2 Clock Generator

FEATURES • Twenty LVCMOS outputs, 7Ω typical output impedance • LVCMOS / LVTTL clock input • Maximum input frequency: 250MHz • Bank enable logic allows unused banks to be disabled in reduced fanout applications • Bank skew: 200ps • Output skew: 250ps • Multiple frequency skew: 300ps • Par

CAPTIVE PANEL SCREWS

文件：395.93 Kbytes Page：1 Pages