LVCMOS / LVTTL-TO-DIFFERENTIAL 2.5V / 3.3V LVPECL TRANSLATOR

GENERAL DESCRIPTION The ICS85320I is a LVCMOS / LVTTL-to-Differential 2.5V / 3.3V LVPECL translator and a member of the HiPerClocks™family of High Performance Clocks Solutions from ICS. The ICS85320I has a single ended clock input. The single ended clock input accepts LVCMOS or LVTTL input leve

LVCMOS/LVTTL-TO-DIFFERENTIAL 3.3V, 2.5V LVPECL TRANSLATOR

GENERAL DESCRIPTION The ICS85320I is a LVCMOS / LVTTL-to-Differen tial 3.3V, 2.5V LVPECL translator and a member of the HiPerClocks™family of High Performance Clocks Solutions from IDT. The ICS85320I has a single ended clock input. The single ended clock input accepts LVCMOS or LVTTL input leve

LVCMOS/LVTTL-TO-DIFFERENTIAL 3.3V, 2.5V LVPECL TRANSLATOR

GENERAL DESCRIPTION The ICS85320I is a LVCMOS / LVTTL-to-Differen tial 3.3V, 2.5V LVPECL translator and a member of the HiPerClocks™family of High Performance Clocks Solutions from IDT. The ICS85320I has a single ended clock input. The single ended clock input accepts LVCMOS or LVTTL input leve

LVCMOS / LVTTL-TO-DIFFERENTIAL 2.5V / 3.3V LVPECL TRANSLATOR

GENERAL DESCRIPTION The ICS85320I is a LVCMOS / LVTTL-to-Differential 2.5V / 3.3V LVPECL translator and a member of the HiPerClocks™family of High Performance Clocks Solutions from ICS. The ICS85320I has a single ended clock input. The single ended clock input accepts LVCMOS or LVTTL input leve

LVCMOS/LVTTL-to-Differential 3.3V, 2.5V LVPECL Translator

FEATURES • One differential 2.5V/3.3V LVPECL output • LVCMOS/LVTTL CLK input • CLK accepts the following input levels: LVCMOS or LVTTL • Maximum output frequency: 267MHz • Part-to-part skew: 275ps (maximum) • Additive phase jitter, RMS: 0.05ps (typical) • 3.3V operating supply voltage (ope

LVCMOS/LVTTL-to-Differential 3.3V, 2.5V LVPECL Translator

FEATURES • One differential 2.5V/3.3V LVPECL output • LVCMOS/LVTTL CLK input • CLK accepts the following input levels: LVCMOS or LVTTL • Maximum output frequency: 267MHz • Part-to-part skew: 275ps (maximum) • Additive phase jitter, RMS: 0.05ps (typical) • 3.3V operating supply voltage (ope

LVCMOS/LVTTL-to-Differential 3.3V, 2.5V LVPECL Translator

文件：215.97 Kbytes Page：16 Pages