LOW SKEW, 1-TO-24 DIFFERENTIAL-TO-LVCMOS FANOUT BUFFER

GENERAL DESCRIPTION The ICS8344I is a low voltage, low skew fanout buffer and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The ICS8344I has two selectable clock inputs. The CLK0, nCLK0 and CLK1, nCLK1 pairs can accept most standard differential input levels. T

LOW SKEW, 1-TO-24 DIFFERENTIAL -TO-LVCMOS/LVTTL FANOUT BUFFER

GENERAL DESCRIPTION The ICS8344I-01 is a low voltage, low skew fanout buffer and a member of the HiPerClockS™ family of High Performance Clock Solutions from IDT. The ICS8344I-01 has two selectable clock inputs. The CLKx, nCLKx pairs can accept most standard differential input levels. The ICS8344

Low Skew, 1-to-24 Differential-to-LVCMOS/LVTTL Fanout Buffer

Features • Twenty-four LVCMOS/LVTTL outputs, 7Ω typical output impedance • Two selectable differential CLKx, nCLKx inputs • CLK0, nCLK0 and CLK1, nCLK1 pairs can accept the following input levels: LVDS, LVPECL, LVHSTL, HCSL • Maximum output frequency: 100MHz • Translates any single ended in

RJ-45 Single Port Connector with LEDs Intergrated Magnetics 1000 Base-T

RJ-45 Single Port Connector with LEDs Intergrated Magnetics 1000 Base-T • Exceeds IEEE 802.3ab standard for 1000 Base-T • Meets OCL specifications of 350µH Min with 8mADC Bias • Contact Plating: 6µ-inch gold flashed • Available with or without LEDs

HIGH PERFORMANCE 8 BIT MICROCONTROLLER WITH ON CHIP SERIAL COMMUNICATION CONTROLLER

HIGH PERFORMANCE 8-BIT MICROCONTROLLER WITH ON-CHIP SERIAL COMMUNICATION CONTROLLER

LOW SKEW, 1-TO-24 DIFFERENTIAL-TO-LVCMOS FANOUT BUFFER

GENERAL DESCRIPTION The ICS8344 is a low voltage, low skew, 1-to-24 Differentialto-LVCMOS Fanout Buffer. The ICS8344 is designed to translate any differential signal levels to LVCMOS levels. The low impedance LVCMOS outputs are designed to drive 50Ω series or parallel terminated transmission line

Low Skew, 1-to-24 Differential-to- LVCMOS/LVTTL Fanout Buffer

FEATURES • Twenty-four LVCMOS/LVTTL outputs, 7Ω typical output impedance • Two selectable differential clock input pairs for redundant clock applications • CLKx, nCLKx pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL • Maximum output frequency: 100MH

Single Port Connector

文件：674.19 Kbytes Page：1 Pages