256M SSTL_2 interface DDR SDRAM 143 MHz/133 MHz/125 MHz/100 MHz 4-Mword 횞 16-bit 횞 4-bank/8-Mword 횞 8-bit 횞 4-bank/ 16-Mword 횞 4-bit 횞 4-bank

Description The HM5425161B, the HM5425801B and the HM5425401B are the Double Data Rate (DDR) SDRAM devices. Read and write operations are performed at the cross points of the CLK and the CLK. This high speed data transfer is realized by the 2-bit prefetch piplined architecture. Data strobe (DQS)

256M SSTL_2 interface DDR SDRAM 143 MHz/133 MHz/125 MHz/100 MHz 4-Mword 횞 16-bit 횞 4-bank/8-Mword 횞 8-bit 횞 4-bank/ 16-Mword 횞 4-bit 횞 4-bank

Description The HM5425161B, the HM5425801B and the HM5425401B are the Double Data Rate (DDR) SDRAM devices. Read and write operations are performed at the cross points of the CLK and the CLK. This high speed data transfer is realized by the 2-bit prefetch piplined architecture. Data strobe (DQS)

256M SSTL_2 interface DDR SDRAM 143 MHz/133 MHz/125 MHz/100 MHz 4-Mword 횞 16-bit 횞 4-bank/8-Mword 횞 8-bit 횞 4-bank/ 16-Mword 횞 4-bit 횞 4-bank

Description The HM5425161B, the HM5425801B and the HM5425401B are the Double Data Rate (DDR) SDRAM devices. Read and write operations are performed at the cross points of the CLK and the CLK. This high speed data transfer is realized by the 2-bit prefetch piplined architecture. Data strobe (DQS)

256M SSTL_2 interface DDR SDRAM 143 MHz/133 MHz/125 MHz/100 MHz 4-Mword 횞 16-bit 횞 4-bank/8-Mword 횞 8-bit 횞 4-bank/ 16-Mword 횞 4-bit 횞 4-bank

Description The HM5425161B, the HM5425801B and the HM5425401B are the Double Data Rate (DDR) SDRAM devices. Read and write operations are performed at the cross points of the CLK and the CLK. This high speed data transfer is realized by the 2-bit prefetch piplined architecture. Data strobe (DQS)

256M SSTL_2 interface DDR SDRAM 143 MHz/133 MHz/125 MHz/100 MHz 4-Mword ?16-bit ?4-bank/8-Mword ?8-bit ?4-bank/ 16-Mword ?4-bit ?4-bank