丝印代码：HJ112；CDx4HC112, CDx4HCT112 Dual J-K Flip-Flop with Set and Reset with Negative-Edge Trigger

1 Features • Hysteresis on clock inputs for improved noise immunity and increased input rise and fall times • Asynchronous set and reset • Complementary outputs • Buffered inputs • Typical fMAX = 60 MHz at VCC = 5 V, CL = 15 pF, TA = 25℃ • Fanout (over temperature range) – Standard output

丝印代码：HJ112；CDx4HC112, CDx4HCT112 Dual J-K Flip-Flop with Set and Reset with Negative-Edge Trigger

1 Features • Hysteresis on clock inputs for improved noise immunity and increased input rise and fall times • Asynchronous set and reset • Complementary outputs • Buffered inputs • Typical fMAX = 60 MHz at VCC = 5 V, CL = 15 pF, TA = 25℃ • Fanout (over temperature range) – Standard output

NPN EPITAXIAL PLANAR TRANSISTOR

Description The HJ112 is designed for use in general purpose amplifier and low-speed switching applications.

JFET Chopper Transistor (N-Channel- Depletion)

JFET Chopper Transistor N–Channel — Depletion

SILICON POWER TRANSISTORS 2 AMPERES 100 VOLTS 20 WATTS

Complementary Darlington Power Transistors DPAK For Surface Mount Applications Designed for general purpose power and switching such as output or driver stages in applications such as switching regulators, converters, and power amplifiers. • Lead Formed for Surface Mount Applications in Plastic

DARLINGTON 2 AMPERE COMPLEMENTARY SILICON POWER TRANSISTORS

POWER TRANSISTORS(2.0A,60-100V,50W)

Operational Amplifiers

文件：200.55 Kbytes Page：6 Pages