3-Line-to-8-Line Decoders/Demultiplexers

● Quadrupie 2-Input Positive NAND Gates ● Quadruple 2-Input Positive NAND Gates (with Open Collector Output) (Continue....)

3-Line-to-8-Line Decoders / Demultiplexers

The HD74LS138 decodes one-of-eight line dependent on the conditions at the three binaly select inputs and the three enable inputs. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external

3-Line-to-8-Line Decoders/Demultiplexers

Ouadruple 2-input Positive NAND Gates

文件：6.85482 Mbytes Page：273 Pages

3-Line-to-8-Line Decoders / Demultiplexers

The HD74LS138 decodes one-of-eight line dependent on the conditions at the three binaly select inputs and the three enable inputs. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external

3-Line-to-8-Line Decoders / Demultiplexers

The HD74LS138 decodes one-of-eight line dependent on the conditions at the three binaly select inputs and the three enable inputs. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external

3-Line-to-8-Line Decoders / Demultiplexers

The HD74LS138 decodes one-of-eight line dependent on the conditions at the three binaly select inputs and the three enable inputs. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external

3-Line-to-8-Line Decoders / Demultiplexers

文件：120.84 Kbytes Page：10 Pages

3-Line-to-8-Line Decoders / Demultiplexers

文件：120.84 Kbytes Page：10 Pages

3-Line-to-8-Line Decoders / Demultiplexers

文件：120.84 Kbytes Page：10 Pages

General-Purpose Logics-HD74LS Series

General-Purpose Logics-HD74LS Series

3-Line-to-8-Line Decoders / Demultiplexers

文件：120.84 Kbytes Page：10 Pages

1-OF-8 DECODER/ DEMULTIPLEXER

The LSTTL/MSI SN54/74LS138 is a high speed 1-of-8 Decoder/Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel ex pansion to a 1-of-24 decoder using just three LS138 devices or to a 1-of-32 decoder using

Decoders/Demultiplexers

文件：165.29 Kbytes Page：8 Pages

Decoders/Demultiplexers

文件：165.29 Kbytes Page：8 Pages

Decoders/Demultiplexers

文件：165.29 Kbytes Page：8 Pages

Decoders/Demultiplexers

文件：165.29 Kbytes Page：8 Pages

Decoder/Demultiplexer

3-LINE TO 8-LINE DECODER / DEMULTIPLEXER

3-LINE TO 8-LINE DECORDERS/DEMULTIPLEXERS

1-of-8 Decoder/ Demultiplexer

LOW POWER SCHOTTKY

3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

1-OF-8 DECODER/ DEMULTIPLEXER

LOW POWER SCHOTTKY

1-of-8 Decoder/ Demultiplexer

3-LINE TO 8-LINE DECORDERS/DEMULTIPLEXERS

3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS