3-Line-to-8-Line Decoders / Demultiplexers

The HD74LS138 decodes one-of-eight line dependent on the conditions at the three binaly select inputs and the three enable inputs. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external

3-Line-to-8-Line Decoders / Demultiplexers

文件：120.84 Kbytes Page：10 Pages

1-OF-8 DECODER/ DEMULTIPLEXER

The LSTTL/MSI SN54/74LS138 is a high speed 1-of-8 Decoder/Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel ex pansion to a 1-of-24 decoder using just three LS138 devices or to a 1-of-32 decoder using

Decoders/Demultiplexers

文件：165.29 Kbytes Page：8 Pages

Decoders/Demultiplexers

文件：165.29 Kbytes Page：8 Pages

Decoders/Demultiplexers

文件：165.29 Kbytes Page：8 Pages

Decoders/Demultiplexers

文件：165.29 Kbytes Page：8 Pages