Octal D-type Flip-Flops(with inverted 3-state outputs)

Description These device are positive edge triggered flip-flops. The difference between HD74HCT374 and HD74HCT534 is only that the former is a true outputs and the latter is a false outputs. Data at the D inputs, meeting the setup and hold time requirements, are transferred to the Q outputs on

Octal D-type Flip-Flops (with inverted 3-state outputs)

Description These device are positive edge triggered flip-flops. The difference between HD74HCT374 and HD74HCT534 is only that the former is a true outputs and the latter is a false outputs. Data at the D inputs, meeting the setup and hold time requirements, are transferred to the Q outputs on

Standard IC>General-Purpose Logics>HD74HC Series

Octal D-type Flip-Flops (with inverted 3-state outputs)

Description These device are positive edge triggered flip-flops. The difference between HD74HCT374 and HD74HCT534 is only that the former is a true outputs and the latter is a false outputs. Data at the D inputs, meeting the setup and hold time requirements, are transferred to the Q outputs on

Octal D-type Flip-Flops (with inverted 3-state outputs)

Description These device are positive edge triggered flip-flops. The difference between HD74HCT374 and HD74HCT534 is only that the former is a true outputs and the latter is a false outputs. Data at the D inputs, meeting the setup and hold time requirements, are transferred to the Q outputs on

Octal D-type Flip-Flops (with inverted 3-state outputs)

Description These device are positive edge triggered flip-flops. The difference between HD74HCT374 and HD74HCT534 is only that the former is a true outputs and the latter is a false outputs. Data at the D inputs, meeting the setup and hold time requirements, are transferred to the Q outputs on

Octal D-type Flip-Flops (with inverted 3-state outputs)

Description These device are positive edge triggered flip-flops. The difference between HD74HCT374 and HD74HCT534 is only that the former is a true outputs and the latter is a false outputs. Data at the D inputs, meeting the setup and hold time requirements, are transferred to the Q outputs on

Octal D-type Flip-Flops (with 3-state outputs) Octal D-type Flip-Flops (with inverted 3-state outputs)

文件：136.38 Kbytes Page：10 Pages

Octal D-type Flip-Flops (with 3-state outputs) Octal D-type Flip-Flops (with inverted 3-state outputs)

文件：136.38 Kbytes Page：10 Pages

General-Purpose Logics-HD/RD74HC Series

Octal D-Type Flip-Flops (with 3-state outputs) Octal D-Type Flip-Flops (with inverted 3-state outputs)

Octal D-type Flip-Flops (with 3-state outputs) Octal D-type Flip-Flops (with inverted 3-state outputs)

文件：136.38 Kbytes Page：10 Pages

Octal D-type Flip-Flops (with 3-state outputs) Octal D-type Flip-Flops (with inverted 3-state outputs)

文件：136.38 Kbytes Page：10 Pages

Octal D-type flip-flop; positive edge-trigger; 3-state

GENERAL DESCRIPTION The 74HC/HCT374 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • 3-state non-inverting outputs for bus oriented applications • 8-bit positive,

Octal D-type flip-flop; positive edge-trigger; 3-state

1. General description The 74HC374; 74HCT374 is an octal positive-edge triggered D-type flip-flop with 3-state outputs. The device features a clock (CP) and output enable (OE) inputs. The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirement

Octal D-type flip-flop; positive edge-trigger; 3-state

1. General description The 74HC374; 74HCT374 is an octal positive-edge triggered D-type flip-flop with 3-state outputs. The device features a clock (CP) and output enable (OE) inputs. The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirement

Octal D-type flip-flop; positive edge-trigger; 3-state

GENERAL DESCRIPTION The 74HC/HCT374 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • 3-state non-inverting outputs for bus oriented applications • 8-bit positive,

OCTAL D-TYPE FLIP-FLOP POSITIVE EDGE TRIGGER 3-STATE

文件：230.9 Kbytes Page：5 Pages