9-bit Odd/Even Parity Generator/Checker

Description This parity generator/checker features odd/even outputs to facilitate operation of either odd or even parity applications. The word length capability is easily expanded by cascading devices. Features • High Speed Operation: tpd (Data to Even or Odd) = 22 ns typ (C L = 50 pF) • High

9-bit Odd/Even Parity Generator/Checker

Description This parity generator/checker features odd/even outputs to facilitate operation of either odd or even parity applications. The word length capability is easily expanded by cascading devices. Features • High Speed Operation: tpd (Data to Σ Even or Σ Odd) = 22 ns typ (CL = 50 pF) • H

9-bit Odd/Even Parity Generator/Checker

Standard IC>General-Purpose Logics>HD74HC Series

9-bit Odd/Even Parity Generator/Checker

Description This parity generator/checker features odd/even outputs to facilitate operation of either odd or even parity applications. The word length capability is easily expanded by cascading devices. Features • High Speed Operation: tpd (Data to Σ Even or Σ Odd) = 22 ns typ (CL = 50 pF) • H

9-bit Odd/Even Parity Generator/Checker

Description This parity generator/checker features odd/even outputs to facilitate operation of either odd or even parity applications. The word length capability is easily expanded by cascading devices. Features • High Speed Operation: tpd (Data to Σ Even or Σ Odd) = 22 ns typ (CL = 50 pF) • H

9-bit odd/even parity generator/checker

GENERAL DESCRIPTION The 74HC/HCT280 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • Word-length easily expanded by cascading • Similar pin configuration to the “180” for

9-bit odd/even parity generator/checker

1. General description The 74HC280; 74HCT280 is a 9-bit parity generator or checker. Both even and odd parity outputs are available. The even parity output (PE) is HIGH when an even number of data inputs (I0 to I8) is HIGH. The odd parity output (PO) is HIGH when an odd number of data inputs ar

9-bit odd/even parity generator/checker

1. General description The 74HC280; 74HCT280 is a 9-bit parity generator or checker. Both even and odd parity outputs are available. The even parity output (PE) is HIGH when an even number of data inputs (I0 to I8) is HIGH. The odd parity output (PO) is HIGH when an odd number of data inputs ar

9-bit odd/even parity generator/checker

GENERAL DESCRIPTION The 74HC/HCT280 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • Word-length easily expanded by cascading • Similar pin configuration to the “180” for

9-bit odd/even parity generator/checker

GENERAL DESCRIPTION The 74HC/HCT280 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • Word-length easily expanded by cascading • Similar pin configuration to the “180” for