Dual 4-input NAND Gates

Features • High Speed Operation: tpd = 9 ns typ (CL = 50 pF) • High Output Current: Fanout of 10 LSTTL Loads • Wide Operating Voltage: VCC = 2 to 6 V • Low Input Current: 1 µA max • Low Quiescent Supply Current: ICC (static) = 1 µA max (Ta = 25°C)

Dual 4-input NAND Gates

Features • High Speed Operation: tpd= 9 ns typ (CL= 50 pF) • High Output Current: Fanout of 10 LSTTL Loads • Wide Operating Voltage: VCC= 2 to 6 V • Low Input Current: 1 µA max • Low Quiescent Supply Current: ICC(static) = 1 µA max (Ta = 25°C)

Dual 4-input NAND Gates

Dual 4-input NAND Gates

Features • High Speed Operation: tpd= 9 ns typ (CL= 50 pF) • High Output Current: Fanout of 10 LSTTL Loads • Wide Operating Voltage: VCC= 2 to 6 V • Low Input Current: 1 µA max • Low Quiescent Supply Current: ICC(static) = 1 µA max (Ta = 25°C)

Dual 4-input NAND Gates

Features • High Speed Operation: tpd= 9 ns typ (CL= 50 pF) • High Output Current: Fanout of 10 LSTTL Loads • Wide Operating Voltage: VCC= 2 to 6 V • Low Input Current: 1 µA max • Low Quiescent Supply Current: ICC(static) = 1 µA max (Ta = 25°C)

Dual 4-input NAND Gates

Features • High Speed Operation: tpd= 9 ns typ (CL= 50 pF) • High Output Current: Fanout of 10 LSTTL Loads • Wide Operating Voltage: VCC= 2 to 6 V • Low Input Current: 1 µA max • Low Quiescent Supply Current: ICC(static) = 1 µA max (Ta = 25°C)

Dual 4-input NAND Gates

Features • High Speed Operation: tpd= 9 ns typ (CL= 50 pF) • High Output Current: Fanout of 10 LSTTL Loads • Wide Operating Voltage: VCC= 2 to 6 V • Low Input Current: 1 µA max • Low Quiescent Supply Current: ICC(static) = 1 µA max (Ta = 25°C)

Dual 4-input NAND gate

GENERAL DESCRIPTION The 74HC/HCT20 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT20 provide the 4-input NAND function. FEATURES • Output capability: standard • I

Dual 4-input NAND gate

1. General description The 74HC20 is a dual 4-input NAND gate. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. 2. Features and benefits • Wide supply voltage range from 2.0 V to 6.0 V • CMOS low power dissipatio

High Speed CMOS Logic

Features High Speed: tPD = 11ns @ 6V (Typ.) Low Input Current: 1μA Output Drive Capability: 10 LSTTL loads Operating Voltage Range: 2V to 6V CMOS High Noise Immunity Function compatible with 74LS20.

Dual 4-input NAND gate

GENERAL DESCRIPTION The 74HC/HCT20 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT20 provide the 4-input NAND function. FEATURES • Output capability: standard • I

High Speed CMOS Logic

文件：584.89 Kbytes Page：5 Pages