型号 功能描述 生产厂家 企业 LOGO 操作
HD74HC112

Dual J-K Flip-Flops (with Preset and Clear)

Description Each flip-flop has independent J, K, preset, clear and clock inputs and Q and Qoutputs. This device is edge sensitive to the clock input and change state on the negative going transition of the clock pulse. Clear and preset are independent of the clock and accomplished by a low logi

HitachiHitachi Semiconductor

日立日立公司

HD74HC112

Dual J-K Flip-Flops (with Preset and Clear)

文件:102.89 Kbytes Page:7 Pages

RENESAS

瑞萨

HD74HC112

Dual J-K Flip-Flops (with Preset and Clear)

HitachiHitachi Semiconductor

日立日立公司

HD74HC112

Standard IC>General-Purpose Logics>HD74HC Series

RENESAS

瑞萨

Dual 4-bit Binary Counters

RENESAS

瑞萨

Dual J-K Flip-Flops (with Preset and Clear)

文件:102.89 Kbytes Page:7 Pages

RENESAS

瑞萨

Dual J-K Flip-Flops (with Preset and Clear)

文件:102.89 Kbytes Page:7 Pages

RENESAS

瑞萨

Dual JK flip-flop with set and reset; negative-edge trigger

GENERAL DESCRIPTION The 74HC/HCT112 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • Asynchronous set and reset • Output capability: standard • ICC category: flip

Philips

飞利浦

Dual JK flip-flop with set and reset; negative-edge trigger

1. General description The 74HC112; 74HCT112 is a dual negative-edge triggered JK flip-flop. It features individual J and K inputs, clock (nCP) set (nSD) and reset (nRD) inputs. It also has complementary nQ and nQ outputs. The set and reset are asynchronous active LOW inputs and operate indepen

NEXPERIA

安世

High Speed CMOS Logic

Features Output Drive Capability: 10 LSTTL Loads Bus Drive Capability: 15 LSTTL Loads Low Input Current: 1μA Outputs directly interface CMOS, NMOS and TTL Operating Voltage Range: 2V to 6V CMOS High Noise Immunity Function compatible with 74LS112.

SS

Dual JK flip-flop with set and reset; negative-edge trigger

GENERAL DESCRIPTION The 74HC/HCT112 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • Asynchronous set and reset • Output capability: standard • ICC category: flip

Philips

飞利浦

High Speed CMOS Logic

文件:683.61 Kbytes Page:6 Pages

SS

HD74HC112产品属性

  • 类型

    描述

  • 型号

    HD74HC112

  • 制造商

    Renesas Electronics Corporation

  • 功能描述

    Flip Flop JK-Type Neg-Edge 2-Element 16-Pin SOP

更新时间:2025-12-30 23:01:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
RENESAS/瑞萨
24+
NA/
3291
原装现货,当天可交货,原型号开票
HIT
23+
SOP16
20000
全新原装假一赔十
HIT
93+
SOP16
2550
全新原装进口自己库存优势
HITACHI
24+/25+
1980
原装正品现货库存价优
HITACHI
2025+
SOP-16
3565
全新原厂原装产品、公司现货销售
HD
24+
SOT-4863&NBS
6000
只做原装正品现货 欢迎来电查询15919825718
RENESAS
原厂封装
9800
原装进口公司现货假一赔百
RENESAS/瑞萨
2223+
TSSOP
26800
只做原装正品假一赔十为客户做到零风险
HIT
23+
TSSOP
4420
原厂原装正品
RENESAS
22+
DIP16
8000
原装正品支持实单

HD74HC112数据表相关新闻