9.95 - 11.3 GB/s 的均衡器上的时钟和数据恢复

·XFP Telecom and Datacom Compliant Transmit Signal Conditioner\n·Multirate operation: 9.95Gb/s -11.3Gb/s\n·No reference clock required\n·Single 3.3V supply\n·Pin-for-pin compatible with GN2004\n·Automatic input offset correction\n·Loopback differential output\n·CDR Bypass Option\n·Bit Inversion capa;

包装：托盘 描述：10G SONET TX CDR 集成电路（IC） 应用特定时钟/定时

包装：托盘 描述：10G SONET TX CDR 集成电路（IC） 应用特定时钟/定时

RECTIFIER DIODE

RECTIFIER DIODE Repetitive voltage up to 2600 V Mean forward current 3180 A Surge current 33.6 kA

Quad GTL/GTL to LVTTL/TTL bidirectional latched translator

DESCRIPTION The GTL2004 is a quad translating transceiver designed for 3.3V system interface with a GTL/GTL+ bus. The direction pin allows the part to function as either a GTL to TTL sampling receiver or as a TTL to GTL interface. Separate latch enables allow sampling and holding of data from th

Quad GTL/GTL to LVTTL/TTL bidirectional latched translator

DESCRIPTION The GTL2004 is a quad translating transceiver designed for 3.3V system interface with a GTL/GTL+ bus. The direction pin allows the part to function as either a GTL to TTL sampling receiver or as a TTL to GTL interface. Separate latch enables allow sampling and holding of data from th

256KB and 512KB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms

The MPC2004 and MPC2005 are designed to provide burstable, high performance 256KB/512KB L2 cache for the PowerPC 60x microprocessor family in conformance with the PowerPC Reference Platform (PReP) and the PowerPC Common Hardware Reference Platform (CHRP) specifications. The modules are configured

900 MHz DRIVER & RAMP SILICON MONOLITHIC INTEGRATED CIRCUIT

The MRFIC2004 is an integrated Driver and Ramp designed for transmitters operating in the 800 MHz to 1.0 GHz frequency range. The Ramp is an integrator which can be used for burst control for TDD/TDMA systems. The Driver uses a cascode configuration for high gain and reverse isolation. A power dow