CY7C148价格

参考价格:¥831.0149

型号:CY7C1480BV25-167AXC 品牌:Cynergy 3 备注:这里有CY7C148多少钱,2025年最近7天走势,今日出价,今日竞价,CY7C148批发/采购报价,CY7C148行情走势销售排行榜,CY7C148报价。
型号 功能描述 生产厂家&企业 LOGO 操作
CY7C148

1Kx4StaticRAM

FunctionalDescription TheCY7C148andCY7C149arehigh-performanceCMOSstaticRAMsorganizedas1024by4bits.EasymemoryexpansionisprovidedbyanactiveLOWchipselect(CS)inputandthree-stateoutputs.TheCY7C148remainsinalow-powermodeaslongasthedeviceremainsunselected;i.

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress
CY7C148

1Kx4StaticRAM

文件:224.18 Kbytes Page:9 Pages

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

FunctionalDescription TheCY7C1480BV25/CY7C1482BV25/CY7C1486BV25[1]SRAMintegrates2Mx36/4Mx18/1M×72SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-tr

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

FunctionalDescription TheCY7C1480BV25/CY7C1482BV25/CY7C1486BV25[1]SRAMintegrates2Mx36/4Mx18/1M×72SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-tr

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

FunctionalDescription TheCY7C1480BV25/CY7C1482BV25/CY7C1486BV25[1]SRAMintegrates2Mx36/4Mx18/1M×72SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-tr

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

FunctionalDescription TheCY7C1480BV25/CY7C1482BV25/CY7C1486BV25[1]SRAMintegrates2Mx36/4Mx18/1M×72SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-tr

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

FunctionalDescription TheCY7C1480BV25/CY7C1482BV25/CY7C1486BV25[1]SRAMintegrates2Mx36/4Mx18/1M×72SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-tr

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

FunctionalDescription TheCY7C1480BV25/CY7C1482BV25/CY7C1486BV25[1]SRAMintegrates2Mx36/4Mx18/1M×72SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-tr

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

FunctionalDescription TheCY7C1480BV25/CY7C1482BV25/CY7C1486BV25[1]SRAMintegrates2Mx36/4Mx18/1M×72SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-tr

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

FunctionalDescription TheCY7C1480BV25/CY7C1482BV25/CY7C1486BV25[1]SRAMintegrates2Mx36/4Mx18/1M×72SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-tr

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

FunctionalDescription TheCY7C1480BV25/CY7C1482BV25/CY7C1486BV25[1]SRAMintegrates2Mx36/4Mx18/1M×72SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-tr

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

FunctionalDescription TheCY7C1480BV25/CY7C1482BV25/CY7C1486BV25[1]SRAMintegrates2Mx36/4Mx18/1M×72SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-tr

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

FunctionalDescription TheCY7C1480BV25/CY7C1482BV25/CY7C1486BV25[1]SRAMintegrates2Mx36/4Mx18/1M×72SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-tr

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

FunctionalDescription TheCY7C1480BV25/CY7C1482BV25/CY7C1486BV25[1]SRAMintegrates2Mx36/4Mx18/1M×72SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-tr

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

FunctionalDescription TheCY7C1480BV25/CY7C1482BV25/CY7C1486BV25[1]SRAMintegrates2Mx36/4Mx18/1M×72SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-tr

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

FunctionalDescription TheCY7C1480BV25/CY7C1482BV25/CY7C1486BV25[1]SRAMintegrates2Mx36/4Mx18/1M×72SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-tr

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

FunctionalDescription TheCY7C1480BV25/CY7C1482BV25/CY7C1486BV25[1]SRAMintegrates2Mx36/4Mx18/1M×72SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-tr

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

FunctionalDescription TheCY7C1480BV25/CY7C1482BV25/CY7C1486BV25[1]SRAMintegrates2Mx36/4Mx18/1M×72SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-tr

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

FunctionalDescription TheCY7C1480BV25/CY7C1482BV25/CY7C1486BV25[1]SRAMintegrates2Mx36/4Mx18/1M×72SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-tr

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

FunctionalDescription TheCY7C1480BV25/CY7C1482BV25/CY7C1486BV25[1]SRAMintegrates2Mx36/4Mx18/1M×72SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-tr

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

FunctionalDescription TheCY7C1480BV25/CY7C1482BV25/CY7C1486BV25[1]SRAMintegrates2Mx36/4Mx18/1M×72SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-tr

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

Features ■Supportsbusoperationupto250MHz ■Availablespeedgradesare250,200,and167MHz ■Registeredinputsandoutputsforpipelinedoperation ■3.3Vcorepowersupply ■2.5V/3.3VI/Ooperation ■Fastclock-to-outputtimes ❐3.0ns(for250MHzdevice) ■P

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

Features ■Supportsbusoperationupto250MHz ■Availablespeedgradesare250,200,and167MHz ■Registeredinputsandoutputsforpipelinedoperation ■3.3Vcorepowersupply ■2.5V/3.3VI/Ooperation ■Fastclock-to-outputtimes ❐3.0ns(for250MHzdevice) ■P

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

Features ■Supportsbusoperationupto250MHz ■Availablespeedgradesare250,200,and167MHz ■Registeredinputsandoutputsforpipelinedoperation ■3.3Vcorepowersupply ■2.5V/3.3VI/Ooperation ■Fastclock-to-outputtimes ❐3.0ns(for250MHzdevice) ■P

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

Features ■Supportsbusoperationupto250MHz ■Availablespeedgradesare250,200,and167MHz ■Registeredinputsandoutputsforpipelinedoperation ■3.3Vcorepowersupply ■2.5V/3.3VI/Ooperation ■Fastclock-to-outputtimes ❐3.0ns(for250MHzdevice) ■P

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

Features ■Supportsbusoperationupto250MHz ■Availablespeedgradesare250,200,and167MHz ■Registeredinputsandoutputsforpipelinedoperation ■3.3Vcorepowersupply ■2.5V/3.3VI/Ooperation ■Fastclock-to-outputtimes ❐3.0ns(for250MHzdevice) ■P

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

Features ■Supportsbusoperationupto250MHz ■Availablespeedgradesare250,200,and167MHz ■Registeredinputsandoutputsforpipelinedoperation ■3.3Vcorepowersupply ■2.5V/3.3VI/Ooperation ■Fastclock-to-outputtimes ❐3.0ns(for250MHzdevice) ■P

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

Features ■Supportsbusoperationupto250MHz ■Availablespeedgradesare250,200,and167MHz ■Registeredinputsandoutputsforpipelinedoperation ■3.3Vcorepowersupply ■2.5V/3.3VI/Ooperation ■Fastclock-to-outputtimes ❐3.0ns(for250MHzdevice) ■P

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

Features ■Supportsbusoperationupto250MHz ■Availablespeedgradesare250,200,and167MHz ■Registeredinputsandoutputsforpipelinedoperation ■3.3Vcorepowersupply ■2.5V/3.3VI/Ooperation ■Fastclock-to-outputtimes ❐3.0ns(for250MHzdevice) ■P

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

Features ■Supportsbusoperationupto250MHz ■Availablespeedgradesare250,200,and167MHz ■Registeredinputsandoutputsforpipelinedoperation ■3.3Vcorepowersupply ■2.5V/3.3VI/Ooperation ■Fastclock-to-outputtimes ❐3.0ns(for250MHzdevice) ■P

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

Features ■Supportsbusoperationupto250MHz ■Availablespeedgradesare250,200,and167MHz ■Registeredinputsandoutputsforpipelinedoperation ■3.3Vcorepowersupply ■2.5V/3.3VI/Ooperation ■Fastclock-to-outputtimes ❐3.0ns(for250MHzdevice) ■P

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

Features ■Supportsbusoperationupto250MHz ■Availablespeedgradesare250,200,and167MHz ■Registeredinputsandoutputsforpipelinedoperation ■3.3Vcorepowersupply ■2.5V/3.3VI/Ooperation ■Fastclock-to-outputtimes ❐3.0ns(for250MHzdevice) ■P

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

Features ■Supportsbusoperationupto250MHz ■Availablespeedgradesare250,200,and167MHz ■Registeredinputsandoutputsforpipelinedoperation ■3.3Vcorepowersupply ■2.5V/3.3VI/Ooperation ■Fastclock-to-outputtimes ❐3.0ns(for250MHzdevice) ■P

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

Features ■Supportsbusoperationupto250MHz ■Availablespeedgradesare250,200,and167MHz ■Registeredinputsandoutputsforpipelinedoperation ■3.3Vcorepowersupply ■2.5V/3.3VI/Ooperation ■Fastclock-to-outputtimes ❐3.0ns(for250MHzdevice) ■P

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

Features ■Supportsbusoperationupto250MHz ■Availablespeedgradesare250,200,and167MHz ■Registeredinputsandoutputsforpipelinedoperation ■3.3Vcorepowersupply ■2.5V/3.3VI/Ooperation ■Fastclock-to-outputtimes ❐3.0ns(for250MHzdevice) ■P

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

Features ■Supportsbusoperationupto250MHz ■Availablespeedgradesare250,200,and167MHz ■Registeredinputsandoutputsforpipelinedoperation ■3.3Vcorepowersupply ■2.5V/3.3VI/Ooperation ■Fastclock-to-outputtimes ❐3.0ns(for250MHzdevice) ■P

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

Features ■Supportsbusoperationupto250MHz ■Availablespeedgradesare250,200,and167MHz ■Registeredinputsandoutputsforpipelinedoperation ■3.3Vcorepowersupply ■2.5V/3.3VI/Ooperation ■Fastclock-to-outputtimes ❐3.0ns(for250MHzdevice) ■P

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

Features ■Supportsbusoperationupto250MHz ■Availablespeedgradesare250,200,and167MHz ■Registeredinputsandoutputsforpipelinedoperation ■3.3Vcorepowersupply ■2.5V/3.3VI/Ooperation ■Fastclock-to-outputtimes ❐3.0ns(for250MHzdevice) ■P

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

Features ■Supportsbusoperationupto250MHz ■Availablespeedgradesare250,200,and167MHz ■Registeredinputsandoutputsforpipelinedoperation ■3.3Vcorepowersupply ■2.5V/3.3VI/Ooperation ■Fastclock-to-outputtimes ❐3.0ns(for250MHzdevice) ■P

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

Features ■Supportsbusoperationupto250MHz ■Availablespeedgradesare250,200,and167MHz ■Registeredinputsandoutputsforpipelinedoperation ■3.3Vcorepowersupply ■2.5V/3.3VI/Ooperation ■Fastclock-to-outputtimes ❐3.0ns(for250MHzdevice) ■P

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

FunctionalDescription[1] TheCY7C1480V33/CY7C1482V33/CY7C1486V33SRAMintegrates2Mx36/4Mx18/1M×72SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-trigg

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

FunctionalDescription[1] TheCY7C1480V33/CY7C1482V33/CY7C1486V33SRAMintegrates2Mx36/4Mx18/1M×72SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-trigg

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

FunctionalDescription[1] TheCY7C1480V33/CY7C1482V33/CY7C1486V33SRAMintegrates2Mx36/4Mx18/1M×72SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-trigg

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

FunctionalDescription[1] TheCY7C1480V33/CY7C1482V33/CY7C1486V33SRAMintegrates2Mx36/4Mx18/1M×72SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-trigg

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

FunctionalDescription[1] TheCY7C1480V33/CY7C1482V33/CY7C1486V33SRAMintegrates2Mx36/4Mx18/1M×72SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-trigg

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

FunctionalDescription[1] TheCY7C1480V33/CY7C1482V33/CY7C1486V33SRAMintegrates2Mx36/4Mx18/1M×72SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-trigg

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

FunctionalDescription[1] TheCY7C1480V33/CY7C1482V33/CY7C1486V33SRAMintegrates2Mx36/4Mx18/1M×72SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-trigg

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

FunctionalDescription[1] TheCY7C1480V33/CY7C1482V33/CY7C1486V33SRAMintegrates2Mx36/4Mx18/1M×72SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-trigg

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

FunctionalDescription[1] TheCY7C1480V33/CY7C1482V33/CY7C1486V33SRAMintegrates2Mx36/4Mx18/1M×72SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-trigg

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)PipelinedSyncSRAM

FunctionalDescription[1] TheCY7C1480V33/CY7C1482V33/CY7C1486V33SRAMintegrates2Mx36/4Mx18/1M×72SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-trigg

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)Flow-ThroughSRAM

FunctionalDescription[1] TheCY7C1481V25/CY7C1483V25/CY7C1487V25isa2.5V,2Mx36/4Mx18/1Mx72SynchronousFlow-throughSRAMdesignedtointerfacewithhigh-speedmicroprocessorswithminimumgluelogic.Maximumaccessdelayfromclockriseis6.5ns(133-MHzversion).A2-biton-chipcount

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)Flow-ThroughSRAM

FunctionalDescription[1] TheCY7C1481V25/CY7C1483V25/CY7C1487V25isa2.5V,2Mx36/4Mx18/1Mx72SynchronousFlow-throughSRAMdesignedtointerfacewithhigh-speedmicroprocessorswithminimumgluelogic.Maximumaccessdelayfromclockriseis6.5ns(133-MHzversion).A2-biton-chipcount

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)Flow-ThroughSRAM

FunctionalDescription[1] TheCY7C1481V25/CY7C1483V25/CY7C1487V25isa2.5V,2Mx36/4Mx18/1Mx72SynchronousFlow-throughSRAMdesignedtointerfacewithhigh-speedmicroprocessorswithminimumgluelogic.Maximumaccessdelayfromclockriseis6.5ns(133-MHzversion).A2-biton-chipcount

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)Flow-ThroughSRAM

FunctionalDescription[1] TheCY7C1481V25/CY7C1483V25/CY7C1487V25isa2.5V,2Mx36/4Mx18/1Mx72SynchronousFlow-throughSRAMdesignedtointerfacewithhigh-speedmicroprocessorswithminimumgluelogic.Maximumaccessdelayfromclockriseis6.5ns(133-MHzversion).A2-biton-chipcount

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)Flow-ThroughSRAM

FunctionalDescription[1] TheCY7C1481V25/CY7C1483V25/CY7C1487V25isa2.5V,2Mx36/4Mx18/1Mx72SynchronousFlow-throughSRAMdesignedtointerfacewithhigh-speedmicroprocessorswithminimumgluelogic.Maximumaccessdelayfromclockriseis6.5ns(133-MHzversion).A2-biton-chipcount

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)Flow-ThroughSRAM

FunctionalDescription[1] TheCY7C1481V25/CY7C1483V25/CY7C1487V25isa2.5V,2Mx36/4Mx18/1Mx72SynchronousFlow-throughSRAMdesignedtointerfacewithhigh-speedmicroprocessorswithminimumgluelogic.Maximumaccessdelayfromclockriseis6.5ns(133-MHzversion).A2-biton-chipcount

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)Flow-ThroughSRAM

FunctionalDescription[1] TheCY7C1481V25/CY7C1483V25/CY7C1487V25isa2.5V,2Mx36/4Mx18/1Mx72SynchronousFlow-throughSRAMdesignedtointerfacewithhigh-speedmicroprocessorswithminimumgluelogic.Maximumaccessdelayfromclockriseis6.5ns(133-MHzversion).A2-biton-chipcount

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)Flow-ThroughSRAM

FunctionalDescription[1] TheCY7C1481V25/CY7C1483V25/CY7C1487V25isa2.5V,2Mx36/4Mx18/1Mx72SynchronousFlow-throughSRAMdesignedtointerfacewithhigh-speedmicroprocessorswithminimumgluelogic.Maximumaccessdelayfromclockriseis6.5ns(133-MHzversion).A2-biton-chipcount

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)Flow-ThroughSRAM

FunctionalDescription[1] TheCY7C1481V25/CY7C1483V25/CY7C1487V25isa2.5V,2Mx36/4Mx18/1Mx72SynchronousFlow-throughSRAMdesignedtointerfacewithhigh-speedmicroprocessorswithminimumgluelogic.Maximumaccessdelayfromclockriseis6.5ns(133-MHzversion).A2-biton-chipcount

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

72-Mbit(2Mx36/4Mx18/1Mx72)Flow-ThroughSRAM

FunctionalDescription[1] TheCY7C1481V25/CY7C1483V25/CY7C1487V25isa2.5V,2Mx36/4Mx18/1Mx72SynchronousFlow-throughSRAMdesignedtointerfacewithhigh-speedmicroprocessorswithminimumgluelogic.Maximumaccessdelayfromclockriseis6.5ns(133-MHzversion).A2-biton-chipcount

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

CY7C148产品属性

  • 类型

    描述

  • 型号

    CY7C148

  • 制造商

    Cypress Semiconductor

更新时间:2025-6-25 17:30:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
CYPRESS/赛普拉斯
20+
TQFP-100
720
CYPRESS
21+
LQFP
6500
只做原装正品假一赔十!正规渠道订货!
Cypress
DIP18
6200
Cypress一级分销,原装原盒原包装!
CYPRESS SEMICONDUCTOR/赛普拉斯
两年内
N/A
129
原装现货,实单价格可谈
CYPRESS
24+
BGA
13500
免费送样原盒原包现货一手渠道联系
CYPRESS/赛普拉斯
24+
NA
8600
正品原装,正规渠道,免费送样。联系QQ:1479738171
Cypress(赛普拉斯)
24+
TQFP-100
9648
原厂可订货,技术支持,直接渠道。可签保供合同
CYPRESS
2138+
原厂标准封装
8960
代理CYPRESS全系列芯片,原装现货
CYPRESS
20+
BGA
671
全新原装公司现货
Cypress(赛普拉斯)
25+
5000
只做原装 假一罚百 可开票 可售样

CY7C148芯片相关品牌

  • ABRACON
  • AD
  • BARRY
  • HAMMOND
  • HMSEMI
  • Motorola
  • NIC
  • Sipex
  • STMICROELECTRONICS
  • SUNMATE
  • Temic
  • TRACOPOWER

CY7C148数据表相关新闻