256K x 36/512K x 18 Synchronous Flow-Thru Burst SRAM

Functional Description The Cypress Synchronous Burst SRAM family employs high-speed, low-power CMOS designs using advanced triple-layer polysilicon, double-layer metal technology. Each memory cell consists of four transistors and two high-valued resistors. Features • Fast access times: 6.0, 6.5

9-Mbit (256K x 36/512K x 18) Flow-Through SRAM

Functional Description[1] The CY7C1361B/CY7C1363B is a 3.3V, 256K x 36 and 512K x 18 Synchronous Flow through SRAMs, respectively designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counte

9-Mbit (256K x 36/512K x 18) Flow-Through SRAM

文件：567.48 Kbytes Page：31 Pages

9-Mbit (256K x 36/512K x 18) Flow-Through SRAM

文件：1.10773 Mbytes Page：32 Pages