4-Mbit (128K x 36) Pipelined SRAM with NoBL Architecture

Functional Description[1] The CY7C1350G is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350G is equipped with the advanced No Bus Latency™ (NoBL™) logic required

4-Mbit (128K x 36) Pipelined SRAM with NoBL Architecture

Functional Description[1] The CY7C1350G is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350G is equipped with the advanced No Bus Latency™ (NoBL™) logic required

4-Mbit (128K x 36) Pipelined SRAM with NoBL??Architecture

文件：362.91 Kbytes Page：15 Pages

封装/外壳：100-LQFP 包装：卷带（TR） 描述：IC SRAM 4.5MBIT PARALLEL 100TQFP 集成电路（IC） 存储器

IC SRAM 4.5M PARALLEL 100TQFP

4-Mbit (128K x 36) Pipelined SRAM with NoBL??Architecture

文件：362.91 Kbytes Page：15 Pages

4-Mbit (128K x 36) Pipelined SRAM with NoBL Architecture

Functional Description[1] The CY7C1350G is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350G is equipped with the advanced No Bus Latency™ (NoBL™) logic required