CDCM1802 Clock Buffer With Programmable Divider, LVPECL I/O Additional LVCMOS Output

1 Features 1• Distributes One Differential Clock Input to One LVPECL Differential Clock Output and One LVCMOS Single-Ended Output • Programmable Output Divider for Both LVPECL and LVCMOS Outputs • 1.6-ns Output Skew Between LVCMOS and LVPECL Transitions Minimizing Noise • 3.3-V Power Suppl

CDCM1802 Clock Buffer With Programmable Divider, LVPECL I/O Additional LVCMOS Output

文件：1.42326 Mbytes Page：30 Pages