CD74HC595 8-Bit Shift Registers With 3-State Output Registers

1 Features • 8-Bit serial-in, parallel-out shift • Wide operating voltage range of 2 V to 6 V • High-current 3-state outputs can drive up to 15 LSTTL loads • Low power consumption, 80-μA max ICC • Typical tPD = 14 ns • ±6-mA output drive at 5 V • Low input current of 1 μA max • Shift regi

封装/外壳：16-SOIC（0.154"，3.90mm 宽） 功能：串行至并行，串行 包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 描述：IC SHIFT REGISTER 8-BIT 16SOIC 集成电路（IC） 移位寄存器

8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS

文件：467.2 Kbytes Page：16 Pages

8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS

文件：1.04695 Mbytes Page：22 Pages

8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGIS TERS

文件：1.04213 Mbytes Page：22 Pages

8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGIS TERS

文件：1.04213 Mbytes Page：22 Pages

8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS

文件：1.04695 Mbytes Page：22 Pages

8-Bit Serial-Input/Serial or Parallel-Output Shift Register with Latched 3-State Outputs

8-Bit Serial-Input/Serial or Parallel-Output Shift Register with Latched 3-State Outputs The MC74HC595A consists of an 8−bit shift register and an 8−bit D−type latch with three−state parallel outputs. The shift register accepts serial data and provides a serial output. The shift register also pro

8-bit serial-in/serial or parallel-out shift register with output latches; 3-state

DESCRIPTION The 74HC/HCT595 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT595 is an 8-stage serial shift register with a storage register and 3-state outputs. The shift regi

8 BIT SHIFT REGISTER WITH OUTPUT LATCHES 3 STATE

DESCRIPTION The M54/74HC595 is a high speed CMOS 8-BIT SHIFT REGISTERS/OUTPUT LATCHES (3-STATE) fabricated in silicon C2MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. This device contains an 8-bit serial-in, parallel-out shift regist

8-bit Shift Register/Latch (with 3-state outputs)

Description This device each contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift register and the storage register. The shift register has a direct-

8-Bit Shift Registers W ith Latched 3-State Output

文件：251.37 Kbytes Page：8 Pages