isc N-Channel MOSFET Transistor

DESCRIPTION ·Drain Source Voltage : VDSS= 55V(Min) ·Low RDS(ON) ·Fast Switching Speed ·Minimum Lot-to-Lot variations for robust device performance and reliable operation APPLICATIONS ·Designed for Switched Mode Power Supplies (SMPS), motor control,welding, and in general purpose switchi

N-channel TrenchMOS standard level FET

1.1 General description Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This product has been designed and qualified to the appropriate AEC standard for use in automotive critical applications. 1.2 Features and benefits

isc N-Channel MOSFET Transistor

DESCRIPTION ·Drain Source Voltage : VDSS= 100V(Min) ·Low RDS(ON) ·Fast Switching Speed ·Minimum Lot-to-Lot variations for robust device performance and reliable operation APPLICATIONS ·Designed for Switched Mode Power Supplies (SMPS), motor control,welding, and in general purpose switch

N-channel TrenchMOS standard level FET

1. General description Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This product has been designed and qualified to the appropriate AEC standard for use in automotive critical applications. 2. Features and benefits •

TrenchMOS standard level FET

文件：299.65 Kbytes Page：15 Pages

N-channel TrenchMOS standard level FET

N-channel TrenchMOS standard level FET

TrenchMOS횚 transistor Standard level FET

文件：65.79 Kbytes Page：7 Pages

T-1 Subminiature Lamps

T-1¼ Subminiature Lamps

CH7515 4 Lane eDP to 4 Channel LVDS Monitor Controller

FEATURES GENERAL DESCRIPTION  Supports Embedded DisplayPort (eDP) Specification version 1.2.  Support 4 Main Link Lanes at either 1.62Gb/s or 2.7Gb/s link rate  Supports input color depth 6/8/10-bit per pixel in RGB format  Support VESA and CEA timing standards up to QSXGA 2560x2048 @

CH7515 4 Lane eDP to 4 Channel LVDS Monitor Controller

FEATURES GENERAL DESCRIPTION  Supports Embedded DisplayPort (eDP) Specification version 1.2.  Support 4 Main Link Lanes at either 1.62Gb/s or 2.7Gb/s link rate  Supports input color depth 6/8/10-bit per pixel in RGB format  Support VESA and CEA timing standards up to QSXGA 2560x2048 @

Combined Single-Pulse and Repetitive UIS Rating System

文件：549.25 Kbytes Page：7 Pages

Audio signal processing IC for notebook PC

文件：314.78 Kbytes Page：28 Pages