位置:ADF4378BCCZ-RL7 > ADF4378BCCZ-RL7详情

ADF4378BCCZ-RL7中文资料

厂家型号

ADF4378BCCZ-RL7

文件大小

4669.29Kbytes

页面数量

85

功能描述

Microwave Wideband Synthesizer with Integrated VCO and Deterministic General- Purpose Pulse Retimer

数据手册

下载地址一下载地址二到原厂下载

生产厂商

AD

ADF4378BCCZ-RL7数据手册规格书PDF详情

GENERAL DESCRIPTION

The ADF4378 is a high performance, ultra-low jitter, integer-N

phased locked loop (PLL) with an integrated voltage controlled

oscillator (VCO) and system reference (SYSREF) retimer ideally

suited for data converter and mixed signal front end (MxFE) clock

applications. The high performance PLL has a −239 dBc/Hz: normalized

in-band phase noise floor, ultra-low 1/f noise, and a high

phase/frequency detector (PFD) frequency that can achieve ultralow

in-band noise and integrated jitter. The fundamental VCO and

output divider of the ADF4378 generate frequencies from 800 MHz

to 12.8 GHz. The ADF4378 integrates all necessary power-supply

bypass capacitors, which saves board space on compact boards.

For multiple data converter and MxFE clock applications, the

ADF4378 simplifies clock alignment and calibration routines required

with other clock solutions by implementing the automatic

reference to output synchronization feature, the matched reference

to output delays across process, voltage, and temperature feature,

and the less than ±0.1 ps, jitter free reference to output delay

adjustment capability feature.

FEATURES

► Output frequency range: 800 MHz to 12.8 GHz

► Jitter = 18 fsRMS (integration bandwidth: 100 Hz to 100 MHz)

► Jitter = 27 fsRMS (ADC SNR method)

► Wideband noise floor: −160 dBc/Hz at 12 GHz

► Retimed LVDS SYSREF output

► General-purpose pulse retimer for SYSREF, SYNC, and MCS

applications

► PLL specifications

► −239 dBc/Hz: normalized in-band phase noise floor

► −147 dBc/Hz: normalized in-band 1/f phase noise floor

► Phase detector frequency up to 500 MHz

► Reference input frequency up to 1000 MHz

► Typical spurious fPFD: −95 dBc PFD at fOUT = 12 GHz

► Reference input to output delay specifications

► Device-to-device standard deviation: 3 ps

► Temperature coefficient: 0.03 ps/°C

► Adjustment step size: < ±0.1 ps

► Multichip output phase alignment

► 3.3 V and 5 V power supplies

► Available in 48-lead, 7 mm × 7 mm LGA package

APPLICATIONS

► High performance data converter and MxFE clocking

► Wireless infrastructure (MC-GSM, 5G)

► Test and measurement

► FPGA with integrated data converters

更新时间:2026-2-3 22:59:00
供应商 型号 品牌 批号 封装 库存 备注 价格
ADI(亚德诺)
25+
48-LGA(7x7)
21000
原装正品现货,原厂订货,可支持含税原型号开票。
ADI/亚德诺
25+
原厂封装
10280
原厂授权代理,专注军工、汽车、医疗、工业、新能源!
ADI(亚德诺)
25+
48-LGA(7x7)
20948
样件支持,可原厂排单订货!
ADI
2534+
原厂封装
25000
15年芯片行业经验/只供原装正品:13570885961邹小姐
AD
24+
9000
5000
原装现货
ADI
168
ADI
18+
LFCSP
85600
保证进口原装可开17%增值税发票
ADI/亚德诺
2447
TSSOP
100500
一级代理专营品牌!原装正品,优势现货,长期排单到货
ADI/亚德诺
25+
原封装
8800
公司只做原装,详情请咨询
ADI/亚德诺
QFN
6698