ADS890xB 20-Bit, High-Speed SAR ADCs With Integrated Reference Buffer, and Enhanced Performance Features

1 Features 1• Resolution: 20-Bits • High Sample Rate With No Latency Output: – ADS8900B: 1-MSPS – ADS8902B: 500-kSPS – ADS8904B: 250-kSPS • Integrated LDO Enables Low-Power, Single- Supply Operation • Low Power Reference Buffer with No Droop • Excellent AC and DC Performance: – SNR: 104.

具有内部基准电压缓冲器、内部 LDO 和增强型 SPI 接口的 20 位、250kSPS、单通道 SAR ADC

ADS8900B、ADS8902B 和 ADS8904B (ADS890xB) 属于引脚对引脚兼容的高速、单通道、高精度、基于 20 位逐次逼近型寄存器 (SAR) 的模数转换器 (ADCs) 系列，且带有集成式基准缓冲器和集成式低压差稳压器 (LDO)。该器件系列包括 ADS891xB（18 位）和 ADS892xB（16 位）这两种分辨率型号。 \n\n借助 TI 的增强型 SPI 特性，ADS89xxB 提高模拟性能，同时保持高分辨率数据传输。增强型 SPI 支持 ADS89xxB 以较低时钟速度实现高吞吐量，从而简化板布局并降低系统成本。增强型 SPI 也简化了主机对数据的计时，从而使 • 分辨率：20 位\n• ADS8900B：1MSPS\n• ADS8904B：250kSPS\n• 集成 LDO 支持低功耗单电源运行\n• 出色的交流和直流性能： \n• DNL：±0.2ppm、20 位、无丢失码\n• 宽输入范围： \n• VREF 输入范围：2.5V 至 5V\n• 增强型 SPI 数字接口 \n• 可配置的数据奇偶校验输出。\n• 扩展温度范围：-40°C 至 +125°C\n• 小型封装：4mm × 4mm 超薄四方扁平无引线 (VQFN) 封装;

20-Bit, High-Speed SAR ADCs With Integrated Reference Buffer, Integrated LDO, and multiSPI Digital Interface

文件：2.03886 Mbytes Page：76 Pages

丝印代码：8904B；ADS890xB 20-Bit, High-Speed SAR ADCs With Integrated Reference Buffer, and Enhanced Performance Features

1 Features 1• Resolution: 20-Bits • High Sample Rate With No Latency Output: – ADS8900B: 1-MSPS – ADS8902B: 500-kSPS – ADS8904B: 250-kSPS • Integrated LDO Enables Low-Power, Single- Supply Operation • Low Power Reference Buffer with No Droop • Excellent AC and DC Performance: – SNR: 104.

丝印代码：8904B；ADS890xB 20-Bit, High-Speed SAR ADCs With Integrated Reference Buffer, and Enhanced Performance Features

1 Features 1• Resolution: 20-Bits • High Sample Rate With No Latency Output: – ADS8900B: 1-MSPS – ADS8902B: 500-kSPS – ADS8904B: 250-kSPS • Integrated LDO Enables Low-Power, Single- Supply Operation • Low Power Reference Buffer with No Droop • Excellent AC and DC Performance: – SNR: 104.

丝印代码：8904B；ADS890xB 20-Bit, High-Speed SAR ADCs With Integrated Reference Buffer, and Enhanced Performance Features

1 Features 1• Resolution: 20-Bits • High Sample Rate With No Latency Output: – ADS8900B: 1-MSPS – ADS8902B: 500-kSPS – ADS8904B: 250-kSPS • Integrated LDO Enables Low-Power, Single- Supply Operation • Low Power Reference Buffer with No Droop • Excellent AC and DC Performance: – SNR: 104.

丝印代码：8904B；ADS890xB 20-Bit, High-Speed SAR ADCs With Integrated Reference Buffer, and Enhanced Performance Features

1 Features 1• Resolution: 20-Bits • High Sample Rate With No Latency Output: – ADS8900B: 1-MSPS – ADS8902B: 500-kSPS – ADS8904B: 250-kSPS • Integrated LDO Enables Low-Power, Single- Supply Operation • Low Power Reference Buffer with No Droop • Excellent AC and DC Performance: – SNR: 104.

20-Bit, High-Speed SAR ADCs With Integrated Reference Buffer, Integrated LDO, and multiSPI Digital Interface

文件：2.03886 Mbytes Page：76 Pages

封装/外壳：24-VFQFN 裸露焊盘 包装：卷带（TR） 描述：IC ADC 20BIT SAR 24VQFN 集成电路（IC） 模数转换器（ADC）

20-Bit, High-Speed SAR ADCs With Integrated Reference Buffer, Integrated LDO, and multiSPI Digital Interface

文件：2.03886 Mbytes Page：76 Pages

封装/外壳：24-VFQFN 裸露焊盘 包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 描述：IC ADC 20BIT SAR 24VQFN 集成电路（IC） 模数转换器（ADC）

CCD Clock Driver?

Overview The LB8904M is a monolithic IC designed to drive clock gates of a CCD image sensor (LC9943, etc.) at high speed. Features • Capable of driving capacitive gates of a CCD, etc. • On-chip eight-block vertical driver, one of which is capable of providing drive on the three-value level, an

CCD Clock Driver?

Overview The LB8904M is a monolithic IC designed to drive clock gates of a CCD image sensor (LC9943, etc.) at high speed. Features • Capable of driving capacitive gates of a CCD, etc. • On-chip eight-block vertical driver, one of which is capable of providing drive on the three-value level, an

Digital Audio Interface Receiver

Overview The LC8904Q demodulates data transmitted between digital audio equipment in the EIAJ format (CP-1201) to a normal format signal synchronized with the receiving side input signal. Features • Synchronizes with the transmitted EIAJ format signal using a built-in PLL circuit.

Digital Audio Interface Receiver

Overview The LC8904Q demodulates data transmitted between digital audio equipment in the EIAJ format (CP-1201) to a normal format signal synchronized with the receiving side input signal. Features • Synchronizes with the transmitted EIAJ format signal using a built-in PLL circuit.

5GHZ 첨 4 Fixed Modulus Divider

5GHZ ÷4 Fixed Modulus Divider The SP8904 is one of a range of very high speed low power prescalers for professional applications. The dividing elements are static D type flip flops and therefore allow operation down to DC if the drive signal is a pulse waveform with fast risetime. The output stag