丝印代码：8904B；ADS890xB 20-Bit, High-Speed SAR ADCs With Integrated Reference Buffer, and Enhanced Performance Features

1 Features 1• Resolution: 20-Bits • High Sample Rate With No Latency Output: – ADS8900B: 1-MSPS – ADS8902B: 500-kSPS – ADS8904B: 250-kSPS • Integrated LDO Enables Low-Power, Single- Supply Operation • Low Power Reference Buffer with No Droop • Excellent AC and DC Performance: – SNR: 104.

20-Bit, High-Speed SAR ADCs With Integrated Reference Buffer, Integrated LDO, and multiSPI Digital Interface

文件：2.03886 Mbytes Page：76 Pages

封装/外壳：24-VFQFN 裸露焊盘 包装：卷带（TR） 描述：IC ADC 20BIT SAR 24VQFN 集成电路（IC） 模数转换器（ADC）

丝印代码：8904B；ADS890xB 20-Bit, High-Speed SAR ADCs With Integrated Reference Buffer, and Enhanced Performance Features

1 Features 1• Resolution: 20-Bits • High Sample Rate With No Latency Output: – ADS8900B: 1-MSPS – ADS8902B: 500-kSPS – ADS8904B: 250-kSPS • Integrated LDO Enables Low-Power, Single- Supply Operation • Low Power Reference Buffer with No Droop • Excellent AC and DC Performance: – SNR: 104.

CCD Clock Driver?

Overview The LB8904M is a monolithic IC designed to drive clock gates of a CCD image sensor (LC9943, etc.) at high speed. Features • Capable of driving capacitive gates of a CCD, etc. • On-chip eight-block vertical driver, one of which is capable of providing drive on the three-value level, an

CCD Clock Driver?

Overview The LB8904M is a monolithic IC designed to drive clock gates of a CCD image sensor (LC9943, etc.) at high speed. Features • Capable of driving capacitive gates of a CCD, etc. • On-chip eight-block vertical driver, one of which is capable of providing drive on the three-value level, an

Digital Audio Interface Receiver

Overview The LC8904Q demodulates data transmitted between digital audio equipment in the EIAJ format (CP-1201) to a normal format signal synchronized with the receiving side input signal. Features • Synchronizes with the transmitted EIAJ format signal using a built-in PLL circuit.

Digital Audio Interface Receiver

Overview The LC8904Q demodulates data transmitted between digital audio equipment in the EIAJ format (CP-1201) to a normal format signal synchronized with the receiving side input signal. Features • Synchronizes with the transmitted EIAJ format signal using a built-in PLL circuit.

5GHZ 첨 4 Fixed Modulus Divider

5GHZ ÷4 Fixed Modulus Divider The SP8904 is one of a range of very high speed low power prescalers for professional applications. The dividing elements are static D type flip flops and therefore allow operation down to DC if the drive signal is a pulse waveform with fast risetime. The output stag