丝印代码：TBD；CLOCK SYNCHRONIZER AND MULTIPLIER

• On-chip Phase-Locked Loop for clocks synchronization. • Synchronizes frequencies up to 107 MHz (output) @ 5.0 V • ±1ns skew (max) between input & output clocks @ 5.0 V • Can recover poor duty cycle clocks • CLK1 to CLK2 skew controlled to within ±1ns @ 5.0 V • 3.0 - 5.5 V supply range •

封装/外壳：8-SOIC（0.154"，3.90mm 宽） 包装：卷带（TR）剪切带（CT） 描述：IC CLK SYNTHESIZER/MULT 8SOIC 集成电路（IC） 时钟发生器，PLL，频率合成器

CLOCK SYNCHRONIZER AND MULTIPLIER

CLOCK SYNCHRONIZER AND MULTIPLIER

文件：302.59 Kbytes Page：12 Pages

丝印代码：TBD；CLOCK SYNCHRONIZER AND MULTIPLIER

• On-chip Phase-Locked Loop for clocks synchronization. • Synchronizes frequencies up to 107 MHz (output) @ 5.0 V • ±1ns skew (max) between input & output clocks @ 5.0 V • Can recover poor duty cycle clocks • CLK1 to CLK2 skew controlled to within ±1ns @ 5.0 V • 3.0 - 5.5 V supply range •