74LVX价格
参考价格:¥0.8441
型号:74LVX00M 品牌:FAIRCHILD 备注:这里有74LVX多少钱,2026年最近7天走势,今日出价,今日竞价,74LVX批发/采购报价,74LVX行情走势销售排行榜,74LVX报价。| 型号 | 功能描述 | 生产厂家 企业 | LOGO | 操作 |
|---|---|---|---|---|
Low Voltage Quad 2-Input NAND Gate General Description The LVX00 contains four 2-input NAND gates. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems. Features ■ Input voltage level translation from 5V to 3V ■ Ideal for low power/low noise 3.3V applications ■ Guaranteed simultaneous s | FAIRCHILD 仙童半导体 | |||
LOW VOLTAGE CMOS QUAD 2-INPUT NAND GATE WITH 5V TOLERANT INPUTS DESCRIPTION The 74LVX00 is a low voltage CMOS QUAD 2-INPUT NAND GATE fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power, battery operated and low noise 3.3V applications. ■ HIGH SPEED : tPD = 4.1ns (TYP.) at VCC = 3.3V ■ 5 | STMICROELECTRONICS 意法半导体 | |||
Low Voltage Quad 2-Input NAND Gate General Description The LVX00 contains four 2-input NAND gates. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems. Features ■ Input voltage level translation from 5V to 3V ■ Ideal for low power/low noise 3.3V applications ■ Guaranteed simultaneous s | FAIRCHILD 仙童半导体 | |||
Low Voltage Quad 2-Input NAND Gate General Description The LVX00 contains four 2-input NAND gates. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems. Features ■ Input voltage level translation from 5V to 3V ■ Ideal for low power/low noise 3.3V applications ■ Guaranteed simultaneous s | FAIRCHILD 仙童半导体 | |||
Low Voltage Quad 2-Input NAND Gate General Description The LVX00 contains four 2-input NAND gates. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems. Features ■ Input voltage level translation from 5V to 3V ■ Ideal for low power/low noise 3.3V applications ■ Guaranteed simultaneous s | FAIRCHILD 仙童半导体 | |||
LOW VOLTAGE CMOS QUAD 2-INPUT NAND GATE WITH 5V TOLERANT INPUTS DESCRIPTION The 74LVX00 is a low voltage CMOS QUAD 2-INPUT NAND GATE fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power, battery operated and low noise 3.3V applications. ■ HIGH SPEED : tPD = 4.1ns (TYP.) at VCC = 3.3V ■ 5 | STMICROELECTRONICS 意法半导体 | |||
Low Voltage Quad 2-Input NAND Gate General Description The LVX00 contains four 2-input NAND gates. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems. Features ■ Input voltage level translation from 5V to 3V ■ Ideal for low power/low noise 3.3V applications ■ Guaranteed simultaneous s | FAIRCHILD 仙童半导体 | |||
Low Voltage Quad 2-Input NAND Gate General Description The LVX00 contains four 2-input NAND gates. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems. Features ■ Input voltage level translation from 5V to 3V ■ Ideal for low power/low noise 3.3V applications ■ Guaranteed simultaneous s | FAIRCHILD 仙童半导体 | |||
LOW VOLTAGE CMOS QUAD 2-INPUT NAND GATE WITH 5V TOLERANT INPUTS DESCRIPTION The 74LVX00 is a low voltage CMOS QUAD 2-INPUT NAND GATE fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power, battery operated and low noise 3.3V applications. ■ HIGH SPEED : tPD = 4.1ns (TYP.) at VCC = 3.3V ■ 5 | STMICROELECTRONICS 意法半导体 | |||
低压四路2输入\或非\门 LVX02包含四个2输入“与非”门。 输入容许电压达7V,允许5V系统到3V系统的连接。 •输入电平从5V转换为3V\n•非常适合低功率/低噪声3.3V应用\n•保证同步开关噪声电平和动态阈值性能; | ONSEMI 安森美半导体 | |||
LOW VOLTAGE CMOS QUAD 2-INPUT NOR GATE WITH 5V TOLERANT INPUTS DESCRIPTION The 74LVX02 is a low voltage CMOS QUAD 2-INPUT NOR GATE fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power, battery operated and low noise 3.3V applications. The internal circuit is composed of 3 stages including buffer o | STMICROELECTRONICS 意法半导体 | |||
Low Voltage Quad 2-Input NOR Gate General Description The LVX02 contains four 2-input NOR gates. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems. Features ■ Input voltage level translation from 5V to 3V ■ Ideal for low power/low noise 3.3V applications ■ Guaranteed simultaneous switchi | FAIRCHILD 仙童半导体 | |||
Low Voltage Quad 2-Input NOR Gate General Description The LVX02 contains four 2-input NOR gates. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems. Features ■ Input voltage level translation from 5V to 3V ■ Ideal for low power/low noise 3.3V applications ■ Guaranteed simultaneous switchi | FAIRCHILD 仙童半导体 | |||
LOW VOLTAGE CMOS QUAD 2-INPUT NOR GATE WITH 5V TOLERANT INPUTS DESCRIPTION The 74LVX02 is a low voltage CMOS QUAD 2-INPUT NOR GATE fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power, battery operated and low noise 3.3V applications. The internal circuit is composed of 3 stages including buffer o | STMICROELECTRONICS 意法半导体 | |||
Low Voltage Quad 2-Input NOR Gate General Description The LVX02 contains four 2-input NOR gates. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems. Features ■ Input voltage level translation from 5V to 3V ■ Ideal for low power/low noise 3.3V applications ■ Guaranteed simultaneous switchi | FAIRCHILD 仙童半导体 | |||
Low Voltage Quad 2-Input NOR Gate General Description The LVX02 contains four 2-input NOR gates. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems. Features ■ Input voltage level translation from 5V to 3V ■ Ideal for low power/low noise 3.3V applications ■ Guaranteed simultaneous switchi | FAIRCHILD 仙童半导体 | |||
LOW VOLTAGE CMOS QUAD 2-INPUT NOR GATE WITH 5V TOLERANT INPUTS DESCRIPTION The 74LVX02 is a low voltage CMOS QUAD 2-INPUT NOR GATE fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power, battery operated and low noise 3.3V applications. The internal circuit is composed of 3 stages including buffer o | STMICROELECTRONICS 意法半导体 | |||
Low Voltage Quad 2-Input NOR Gate General Description The LVX02 contains four 2-input NOR gates. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems. Features ■ Input voltage level translation from 5V to 3V ■ Ideal for low power/low noise 3.3V applications ■ Guaranteed simultaneous switchi | FAIRCHILD 仙童半导体 | |||
LOW VOLTAGE CMOS QUAD 2-INPUT NOR GATE WITH 5V TOLERANT INPUTS DESCRIPTION The 74LVX02 is a low voltage CMOS QUAD 2-INPUT NOR GATE fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power, battery operated and low noise 3.3V applications. The internal circuit is composed of 3 stages including buffer o | STMICROELECTRONICS 意法半导体 | |||
LOW VOLTAGE CMOS QUAD 2-INPUT NAND GATE (OPEN DRAIN) WITH 5V TOLERANT INPUTS DESCRIPTION The 74LVX03 is a low voltage CMOS OPEN DRAIN HEX INVERTER fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power, battery operated and low noise 3.3V applications. ■ HIGH SPEED : tPD = 4.8ns (TYP.) at VCC = 3.3V ■ 5V TOLERAN | STMICROELECTRONICS 意法半导体 | |||
LOW VOLTAGE CMOS QUAD 2-INPUT NAND GATE (OPEN DRAIN) WITH 5V TOLERANT INPUTS DESCRIPTION The 74LVX03 is a low voltage CMOS OPEN DRAIN HEX INVERTER fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power, battery operated and low noise 3.3V applications. ■ HIGH SPEED : tPD = 4.8ns (TYP.) at VCC = 3.3V ■ 5V TOLERAN | STMICROELECTRONICS 意法半导体 | |||
LOW VOLTAGE CMOS QUAD 2-INPUT NAND GATE (OPEN DRAIN) WITH 5V TOLERANT INPUTS DESCRIPTION The 74LVX03 is a low voltage CMOS OPEN DRAIN HEX INVERTER fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power, battery operated and low noise 3.3V applications. ■ HIGH SPEED : tPD = 4.8ns (TYP.) at VCC = 3.3V ■ 5V TOLERAN | STMICROELECTRONICS 意法半导体 | |||
LOW VOLTAGE CMOS QUAD 2-INPUT NAND GATE (OPEN DRAIN) WITH 5V TOLERANT INPUTS DESCRIPTION The 74LVX03 is a low voltage CMOS OPEN DRAIN HEX INVERTER fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power, battery operated and low noise 3.3V applications. ■ HIGH SPEED : tPD = 4.8ns (TYP.) at VCC = 3.3V ■ 5V TOLERAN | STMICROELECTRONICS 意法半导体 | |||
Low Voltage Hex Inverter General Description The LVX04 contains six inverters. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems. Features ■ Input voltage level translation from 5V to 3V ■ Ideal for low power/low noise 3.3V applications ■ Guaranteed simultaneous switching noise | ONSEMI 安森美半导体 | |||
LOW VOLTAGE CMOS HEX INVERTER WITH 5V TOLERANT INPUTS DESCRIPTION The 74LVX04 is a low voltage CMOS HEX INVERTER fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power, battery operated and low noise 3.3V applications. ■ HIGH SPEED : tPD = 4.1ns (TYP.) at VCC = 3.3V ■ 5V TOLERANT INPUTS ■ | STMICROELECTRONICS 意法半导体 | |||
Low Voltage Hex Inverter General Description The LVX04 contains six inverters. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems. Features ■ Input voltage level translation from 5V to 3V ■ Ideal for low power/low noise 3.3V applications ■ Guaranteed simultaneous switching noise | FAIRCHILD 仙童半导体 | |||
Low Voltage Hex Inverter General Description The LVX04 contains six inverters. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems. Features ■ Input voltage level translation from 5V to 3V ■ Ideal for low power/low noise 3.3V applications ■ Guaranteed simultaneous switching noise | FAIRCHILD 仙童半导体 | |||
LOW VOLTAGE CMOS HEX INVERTER WITH 5V TOLERANT INPUTS DESCRIPTION The 74LVX04 is a low voltage CMOS HEX INVERTER fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power, battery operated and low noise 3.3V applications. ■ HIGH SPEED : tPD = 4.1ns (TYP.) at VCC = 3.3V ■ 5V TOLERANT INPUTS ■ | STMICROELECTRONICS 意法半导体 | |||
Low Voltage Hex Inverter General Description The LVX04 contains six inverters. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems. Features ■ Input voltage level translation from 5V to 3V ■ Ideal for low power/low noise 3.3V applications ■ Guaranteed simultaneous switching noise | ONSEMI 安森美半导体 | |||
Low Voltage Hex Inverter General Description The LVX04 contains six inverters. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems. Features ■ Input voltage level translation from 5V to 3V ■ Ideal for low power/low noise 3.3V applications ■ Guaranteed simultaneous switching noise | ONSEMI 安森美半导体 | |||
Low Voltage Hex Inverter General Description The LVX04 contains six inverters. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems. Features ■ Input voltage level translation from 5V to 3V ■ Ideal for low power/low noise 3.3V applications ■ Guaranteed simultaneous switching noise | FAIRCHILD 仙童半导体 | |||
Low Voltage Hex Inverter General Description The LVX04 contains six inverters. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems. Features ■ Input voltage level translation from 5V to 3V ■ Ideal for low power/low noise 3.3V applications ■ Guaranteed simultaneous switching noise | FAIRCHILD 仙童半导体 | |||
LOW VOLTAGE CMOS HEX INVERTER WITH 5V TOLERANT INPUTS DESCRIPTION The 74LVX04 is a low voltage CMOS HEX INVERTER fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power, battery operated and low noise 3.3V applications. ■ HIGH SPEED : tPD = 4.1ns (TYP.) at VCC = 3.3V ■ 5V TOLERANT INPUTS ■ | STMICROELECTRONICS 意法半导体 | |||
Low Voltage Hex Inverter General Description The LVX04 contains six inverters. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems. Features ■ Input voltage level translation from 5V to 3V ■ Ideal for low power/low noise 3.3V applications ■ Guaranteed simultaneous switching noise | FAIRCHILD 仙童半导体 | |||
Low Voltage Hex Inverter General Description The LVX04 contains six inverters. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems. Features ■ Input voltage level translation from 5V to 3V ■ Ideal for low power/low noise 3.3V applications ■ Guaranteed simultaneous switching noise | ONSEMI 安森美半导体 | |||
LOW VOLTAGE CMOS HEX INVERTER WITH 5V TOLERANT INPUTS DESCRIPTION The 74LVX04 is a low voltage CMOS HEX INVERTER fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power, battery operated and low noise 3.3V applications. ■ HIGH SPEED : tPD = 4.1ns (TYP.) at VCC = 3.3V ■ 5V TOLERANT INPUTS ■ | STMICROELECTRONICS 意法半导体 | |||
LOW VOLTAGE CMOS HEX INVERTER (OPEN DRAIN) WITH 5V TOLERANT INPUTS DESCRIPTION The 74LVX05 is a low voltage CMOS OPEN DRAIN HEX INVERTER fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power, battery operated and low noise 3.3V applications. ■ HIGH SPEED : tPD = 4.8ns (TYP.) at VCC = 3.3V ■ 5V TOLERAN | STMICROELECTRONICS 意法半导体 | |||
LOW VOLTAGE CMOS HEX INVERTER (OPEN DRAIN) WITH 5V TOLERANT INPUTS DESCRIPTION The 74LVX05 is a low voltage CMOS OPEN DRAIN HEX INVERTER fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power, battery operated and low noise 3.3V applications. ■ HIGH SPEED : tPD = 4.8ns (TYP.) at VCC = 3.3V ■ 5V TOLERAN | STMICROELECTRONICS 意法半导体 | |||
LOW VOLTAGE CMOS HEX INVERTER (OPEN DRAIN) WITH 5V TOLERANT INPUTS DESCRIPTION The 74LVX05 is a low voltage CMOS OPEN DRAIN HEX INVERTER fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power, battery operated and low noise 3.3V applications. ■ HIGH SPEED : tPD = 4.8ns (TYP.) at VCC = 3.3V ■ 5V TOLERAN | STMICROELECTRONICS 意法半导体 | |||
LOW VOLTAGE CMOS QUAD 2-INPUT AND GATE WITH 5V TOLERANT INPUTS DESCRIPTION The 74LVX08 is a low voltage CMOS QUAD 2-INPUT AND GATE fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power, battery operated and low noise 3.3V applications. The internal circuit is composed of 2 stages including buffer o | STMICROELECTRONICS 意法半导体 | |||
Low Voltage Quad 2-Input AND Gate Description The LVX08 contains four 2-input AND gates. The inputs tolerate voltages up to 7 V allowing the interface of 5 V systems to 3 V systems. Features • Input Voltage Level Translation from 5 V to 3 V • Ideal for Low-power / Low-Noise 3.3 V Applications • Guaranteed Simultaneous Switchi | FAIRCHILD 仙童半导体 | |||
Low Voltage Quad 2-Input AND Gate Description The LVX08 contains four 2-input AND gates. The inputs tolerate voltages up to 7 V allowing the interface of 5 V systems to 3 V systems. Features • Input Voltage Level Translation from 5 V to 3 V • Ideal for Low-power / Low-Noise 3.3 V Applications • Guaranteed Simultaneous Switchi | FAIRCHILD 仙童半导体 | |||
LOW VOLTAGE CMOS QUAD 2-INPUT AND GATE WITH 5V TOLERANT INPUTS DESCRIPTION The 74LVX08 is a low voltage CMOS QUAD 2-INPUT AND GATE fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power, battery operated and low noise 3.3V applications. The internal circuit is composed of 2 stages including buffer o | STMICROELECTRONICS 意法半导体 | |||
Low Voltage Quad 2-Input AND Gate Description The LVX08 contains four 2-input AND gates. The inputs tolerate voltages up to 7 V allowing the interface of 5 V systems to 3 V systems. Features • Input Voltage Level Translation from 5 V to 3 V • Ideal for Low-power / Low-Noise 3.3 V Applications • Guaranteed Simultaneous Switchi | FAIRCHILD 仙童半导体 | |||
Low Voltage Quad 2-Input AND Gate Description The LVX08 contains four 2-input AND gates. The inputs tolerate voltages up to 7 V allowing the interface of 5 V systems to 3 V systems. Features • Input Voltage Level Translation from 5 V to 3 V • Ideal for Low-power / Low-Noise 3.3 V Applications • Guaranteed Simultaneous Switchi | FAIRCHILD 仙童半导体 | |||
LOW VOLTAGE CMOS QUAD 2-INPUT AND GATE WITH 5V TOLERANT INPUTS DESCRIPTION The 74LVX08 is a low voltage CMOS QUAD 2-INPUT AND GATE fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power, battery operated and low noise 3.3V applications. The internal circuit is composed of 2 stages including buffer o | STMICROELECTRONICS 意法半导体 | |||
Low Voltage Quad 2-Input AND Gate Description The LVX08 contains four 2-input AND gates. The inputs tolerate voltages up to 7 V allowing the interface of 5 V systems to 3 V systems. Features • Input Voltage Level Translation from 5 V to 3 V • Ideal for Low-power / Low-Noise 3.3 V Applications • Guaranteed Simultaneous Switchi | FAIRCHILD 仙童半导体 | |||
LOW VOLTAGE CMOS QUAD 2-INPUT AND GATE WITH 5V TOLERANT INPUTS DESCRIPTION The 74LVX08 is a low voltage CMOS QUAD 2-INPUT AND GATE fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power, battery operated and low noise 3.3V applications. The internal circuit is composed of 2 stages including buffer o | STMICROELECTRONICS 意法半导体 | |||
Low Voltage Dual J-K Flip-Flops with Preset and Clear General Description The LVX112 is a dual J-K Flip-Flop where each flip-flop has independent inputs (J, K, PRESET, CLEAR, and CLOCK) and outputs (Q, Q). These devices are edge sensitive and change states synchronously on the negative going transition of the clock pulse. Triggering occurs at a volt | FAIRCHILD 仙童半导体 | |||
Low Voltage Dual J-K Flip-Flops with Preset and Clear General Description The LVX112 is a dual J-K Flip-Flop where each flip-flop has independent inputs (J, K, PRESET, CLEAR, and CLOCK) and outputs (Q, Q). These devices are edge sensitive and change states synchronously on the negative going transition of the clock pulse. Triggering occurs at a volt | FAIRCHILD 仙童半导体 | |||
Low Voltage Dual J-K Flip-Flops with Preset and Clear General Description The LVX112 is a dual J-K Flip-Flop where each flip-flop has independent inputs (J, K, PRESET, CLEAR, and CLOCK) and outputs (Q, Q). These devices are edge sensitive and change states synchronously on the negative going transition of the clock pulse. Triggering occurs at a volt | FAIRCHILD 仙童半导体 | |||
Low Voltage Dual J-K Flip-Flops with Preset and Clear General Description The LVX112 is a dual J-K Flip-Flop where each flip-flop has independent inputs (J, K, PRESET, CLEAR, and CLOCK) and outputs (Q, Q). These devices are edge sensitive and change states synchronously on the negative going transition of the clock pulse. Triggering occurs at a volt | FAIRCHILD 仙童半导体 | |||
Low Voltage Quad Buffer with 3-STATE Outputs General Description The LVX125 contains four independent non-inverting buffers with 3-STATE outputs. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems. Features ■ Input voltage level translation from 5V to 3V ■ Ideal for low power/low noise 3.3V appl | FAIRCHILD 仙童半导体 | |||
LOW VOLTAGE QUAD BUS BUFFERS (3-STATE) WITH 5V TOLERANT INPUTS DESCRIPTION The 74LVX125 is a low voltage CMOS QUAD BUS BUFFERs fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power, battery operated and low noise 3.3V applications. ■ HIGH SPEED: tPD=4.4ns (TYP.) at VCC = 3.3V ■ 5V TOLERANT IN | STMICROELECTRONICS 意法半导体 | |||
Low Voltage Quad Buffer with 3-STATE Outputs General Description The LVX125 contains four independent non-inverting buffers with 3-STATE outputs. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems. Features ■ Input voltage level translation from 5V to 3V ■ Ideal for low power/low noise 3.3V appl | FAIRCHILD 仙童半导体 | |||
Low Voltage Quad Buffer with 3-STATE Outputs General Description The LVX125 contains four independent non-inverting buffers with 3-STATE outputs. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems. Features ■ Input voltage level translation from 5V to 3V ■ Ideal for low power/low noise 3.3V appl | FAIRCHILD 仙童半导体 | |||
Low Voltage Quad Buffer with 3-STATE Outputs General Description The LVX125 contains four independent non-inverting buffers with 3-STATE outputs. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems. Features ■ Input voltage level translation from 5V to 3V ■ Ideal for low power/low noise 3.3V appl | FAIRCHILD 仙童半导体 | |||
Low Voltage Quad Buffer with 3-STATE Outputs General Description The LVX125 contains four independent non-inverting buffers with 3-STATE outputs. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems. Features ■ Input voltage level translation from 5V to 3V ■ Ideal for low power/low noise 3.3V appl | FAIRCHILD 仙童半导体 | |||
Low Voltage Quad Buffer with 3-STATE Outputs General Description The LVX125 contains four independent non-inverting buffers with 3-STATE outputs. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems. Features ■ Input voltage level translation from 5V to 3V ■ Ideal for low power/low noise 3.3V appl | FAIRCHILD 仙童半导体 | |||
Low Voltage Quad Buffer with 3-STATE Outputs General Description The LVX125 contains four independent non-inverting buffers with 3-STATE outputs. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems. Features ■ Input voltage level translation from 5V to 3V ■ Ideal for low power/low noise 3.3V appl | FAIRCHILD 仙童半导体 |
74LVX产品属性
- 类型
描述
- Pb-free:
Pb
- Halide free:
H
- Status:
Active
- Type:
NAND
- Channels:
4
- VCC Min (V):
2
- VCC Max (V):
3.6
- tpd Max (ns):
6.6
- IO Max (mA):
4
- Package Type:
SOIC-14
| IC供应商 | 芯片型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
|---|---|---|---|---|---|---|---|
FAIRCHILD此货绝对好价格 |
25+ |
30000 |
房间原装现货特价热卖,有单详谈 |
||||
onsemi(安森美) |
25+ |
TSSOP14 |
3238 |
原装现货,免费供样,技术支持,原厂对接 |
|||
FSC |
2016+ |
TSSOP |
3000 |
本公司只做原装,假一罚十,可开17%增值税发票! |
|||
FSC |
24+ |
TSSOP |
80000 |
只做自己库存 全新原装进口正品假一赔百 可开13%增 |
|||
Fairchild Semiconductor |
24+25+ |
16500 |
全新原厂原装现货!受权代理!可送样可提供技术支持! |
||||
onsemi |
23+ |
14-TSSOP |
5000 |
只做原装,假一赔十 |
|||
24+ |
5000 |
公司存货 |
|||||
原厂 |
23+ |
TSSOP |
5000 |
原装正品,假一罚十 |
|||
FAIRCHILD/仙童 |
24+ |
TSSOP |
9600 |
原装现货,优势供应,支持实单! |
|||
FAIRCHLD |
18+ |
SOP14 |
85600 |
保证进口原装可开17%增值税发票 |
74LVX芯片相关品牌
74LVX规格书下载地址
74LVX参数引脚图相关
- 8位移位寄存器
- 89c51
- 89c2051
- 88e6060
- 8550
- 8510c
- 8486
- 8390
- 8255
- 822j
- 8171
- 815ept
- 8100c
- 8051
- 8024
- 7号电池
- 7994
- 7805
- 7756
- 7705ac
- 74-MS2A
- 74-MS1A
- 74-MF7A
- 74-MF5A
- 74-MF4A
- 74-MF3A
- 74-MF2A
- 74-MF1A
- 74LVX86
- 74LVX74
- 74LVX32
- 74LVX27
- 74LVX20
- 74LVX14
- 74LVX125MTCX
- 74LVX125MTC
- 74LVX125M
- 74LVX08TTR
- 74LVX08MX
- 74LVX08MTR
- 74LVX08MTCX
- 74LVX08M
- 74LVX08
- 74LVX05
- 74LVX04MX
- 74LVX04MTCX
- 74LVX04MTC
- 74LVX04M
- 74LVX04
- 74LVX03
- 74LVX02MX
- 74LVX02MTCX
- 74LVX02M
- 74LVX02
- 74LVX00TTR
- 74LVX00MX
- 74LVX00MTCX
- 74LVX00MTC
- 74LVX00M
- 74LVX00
- 74LVU04N,112
- 74LVU04D,118
- 74LVU04
- 74LVTN16244BDGG,11
- 74LVTH574PW,118
- 74LVTH574MTCX
- 74LVTH574MTC
- 74LVTH574DB,118
- 74LVTH573MTCX
- 74LVTH573MTC
- 74LVTH373MTCX
- 74LVTH373MTC
- 74LVTH322374ZKER
- 74LVTH273SJ
- 74LVTH245MTCX
- 74LVTH245MTC
- 74LVTH244MTCX
- 74LVTH244MTC
- 74LVTH244BDB,118
- 74LVTH244APW,118
- 74LVTH240SJ
- 74LVT86
- 74LVT74
- 74LVT32
- 74LVT20
- 74LVT14
- 74LVT10
- 74LVT08
- 74LVT04
- 74LVT02
- 74LVT00
- 74LVQ86
- 74LVQ74
- 74LVQ32
- 74LVQ20
- 74LVQ14
- 74LVQ11
- 74LVQ10
- 74LVQ08
- 74LVQ04
74LVX数据表相关新闻
74VCX162244MTDX
74VCX162244MTDX
2023-11-1374LVT374PW
74LVT374PW
2023-5-1974LVT16245BDGGRE4
74LVT16245BDGGRE4
2023-5-1974LVT16245BBX+518
74LVT16245BBX+518
2023-5-1974LVX161284MTD原装正品,公司现货
74LVX161284MTD 原装正品,公司现货
2020-10-2174S02PC,74S03DC,74S03PC,74S04PC,74S05DC,74S05PC,74S08DC,74S08PC,74S109DC,74S109PC,74S10DC,74S10PC,74S112DC,74S112PC,74S113PC,74S11DC,74S11PC,74S132DC,74S132PC
74S02PC,74S03DC,74S03PC,74S04PC,74S05DC,74S05PC,74S08DC,74S08PC,74S109DC,74S109PC,74S10DC,74S10PC,74S112DC,74S112PC,74S113PC,74S11DC,74S11PC,74S132DC,74S132PC
2019-12-15
DdatasheetPDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104
- P105
- P106
- P107
- P108
- P109
- P110