位置:首页 > IC中文资料 > 74HCT377

74HCT377价格

参考价格:¥1.1313

型号:74HCT377D,652 品牌:NXP 备注:这里有74HCT377多少钱,2026年最近7天走势,今日出价,今日竞价,74HCT377批发/采购报价,74HCT377行情走势销售排行榜,74HCT377报价。
型号 功能描述 生产厂家 企业 LOGO 操作
74HCT377

Octal D-type flip-flop with data enable; positive-edge trigger

GENERAL DESCRIPTION The 74HC/HCT377 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • Ideal for addressable register applications • Data enable for address and data s

PHILIPS

飞利浦

74HCT377

OCTAL D-TYPE FLIP-FLOP WITH DATA ENABLE POSITIVE EDGE TRIGGER

OCTAL D-TYPE FLIP-FLOP WITH DATA ENABLE POSITIVE EDGE TRIGGER

ETCList of Unclassifed Manufacturers

未分类制造商

74HCT377

Octal D-type flip-flop with data enable; positive-edge trigger

1. General description The 74HC377; 74HCT377 is an octal positive-edge triggered D-type flip-flop. The device features clock (CP) and data enable (E) inputs. When E is LOW, the outputs Qn assume the state of their corresponding Dn inputs that meet the set-up and hold time requirements on the LO

NEXPERIA

安世

Octal D-type flip-flop with data enable; positive-edge trigger

1. General description The 74HC377; 74HCT377 is an octal positive-edge triggered D-type flip-flop. The device features clock (CP) and data enable (E) inputs. When E is LOW, the outputs Qn assume the state of their corresponding Dn inputs that meet the set-up and hold time requirements on the LO

NEXPERIA

安世

Octal D-type flip-flop with data enable; positive-edge trigger

GENERAL DESCRIPTION The 74HC/HCT377 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • Ideal for addressable register applications • Data enable for address and data s

PHILIPS

飞利浦

Octal D-type flip-flop with data enable; positive-edge trigger

GENERAL DESCRIPTION The 74HC/HCT377 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • Ideal for addressable register applications • Data enable for address and data s

PHILIPS

飞利浦

74HCT377DB - Octal D-type flip-flop with data enable; positive-edge trigger

Octal D-type flip-flop with data enable; positive-edge trigger - The 74HC377; 74HCT377 is an octal positive-edge triggered D-type flip-flop. The device features clock (CP) and data enable (E) inputs. When E is LOW, the outputs Qn assume the state of their corresponding Dn inputs that meet the set-up ·Common clock and master reset\n·Eight positive edge-triggered D-type flip-flops\n·Complies with JEDEC standard no. 7A\n·Input levels:·For 74HC377: CMOS level\n·For 74HCT377: TTL level;

NEXPERIA

安世

Octal D-type flip-flop with data enable; positive-edge trigger

The 74HC377‑Q100; 74HCT377‑Q100 is an octal positive‑edge triggered D‑type flip‑flop. The device features clock (CP) and data enable (E) inputs. When E is LOW, the outputs Qn assume the state of their corresponding Dn inputs that meet the set-up and hold time requirements on the LOW‑to‑HIGH clock (C • Automotive product qualification in accordance with AEC-Q100 (Grade 1)• Specified from -40°C to +85°C and from -40°C to +125°C\n\n• Input levels:• For 74HC377-Q100: CMOS level\n• For 74HCT377-Q100: TTL level\n\n• Common clock and master reset\n• Eight positive edge-triggered D-type flip-flops\n• C;

NEXPERIA

安世

Octal D-type flip-flop with data enable; positive-edge trigger

1. General description The 74HC377-Q100; 74HCT377-Q100 is an octal positive-edge triggered D-type flip-flop. The device features clock (CP) and data enable (E) inputs. When E is LOW, the outputs Qn assume the state of their corresponding Dn inputs that meet the set-up and hold time requirements

NEXPERIA

安世

Octal D-type flip-flop with data enable; positive-edge trigger

The 74HC377‑Q100; 74HCT377‑Q100 is an octal positive‑edge triggered D‑type flip‑flop. The device features clock (CP) and data enable (E) inputs. When E is LOW, the outputs Qn assume the state of their corresponding Dn inputs that meet the set-up and hold time requirements on the LOW‑to‑HIGH clock (C • Automotive product qualification in accordance with AEC-Q100 (Grade 1)• Specified from -40°C to +85°C and from -40°C to +125°C\n\n• Input levels:• For 74HC377-Q100: CMOS level\n• For 74HCT377-Q100: TTL level\n\n• Common clock and master reset\n• Eight positive edge-triggered D-type flip-flops\n• C;

NEXPERIA

安世

Octal D-type flip-flop with data enable; positive-edge trigger

GENERAL DESCRIPTION The 74HC/HCT377 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • Ideal for addressable register applications • Data enable for address and data s

PHILIPS

飞利浦

Octal D-type flip-flop with data enable; positive-edge trigger

GENERAL DESCRIPTION The 74HC/HCT377 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • Ideal for addressable register applications • Data enable for address and data s

PHILIPS

飞利浦

Octal D-type flip-flop with data enable; positive-edge trigger

1. General description The 74HC377; 74HCT377 is an octal positive-edge triggered D-type flip-flop. The device features clock (CP) and data enable (E) inputs. When E is LOW, the outputs Qn assume the state of their corresponding Dn inputs that meet the set-up and hold time requirements on the LO

NEXPERIA

安世

Octal D-type flip-flop with data enable; positive-edge trigger

1. General description The 74HC377-Q100; 74HCT377-Q100 is an octal positive-edge triggered D-type flip-flop. The device features clock (CP) and data enable (E) inputs. When E is LOW, the outputs Qn assume the state of their corresponding Dn inputs that meet the set-up and hold time requirements

NEXPERIA

安世

Octal D-type flip-flop with data enable; positive-edge trigger

1. General description The 74HC377-Q100; 74HCT377-Q100 is an octal positive-edge triggered D-type flip-flop. The device features clock (CP) and data enable (E) inputs. When E is LOW, the outputs Qn assume the state of their corresponding Dn inputs that meet the set-up and hold time requirements

NEXPERIA

安世

封装/外壳:20-SOIC(0.295",7.50mm 宽) 功能:标准 包装:管件 描述:IC FF D-TYPE SNGL 8BIT 20SO 集成电路(IC) 触发器

ETC

知名厂家

封装/外壳:20-SSOP(0.209",5.30mm 宽) 功能:标准 包装:管件 描述:IC FF D-TYPE SNGL 8BIT 20SSOP 集成电路(IC) 触发器

ETC

知名厂家

Octal D-type flip-flop with data enable; positive-edge trigger

文件:721.41 Kbytes Page:18 Pages

NEXPERIA

安世

Octal D-type flip-flop with data enable; positive-edge trigger

文件:721.41 Kbytes Page:18 Pages

NEXPERIA

安世

Octal D-type flip-flop with data enable; positive-edge trigger

文件:721.41 Kbytes Page:18 Pages

NEXPERIA

安世

74HCT377产品属性

  • 类型

    描述

  • VCC (V):

    4.5 - 5.5

  • Logic switching levels:

    TTL

  • Output drive capability (mA):

    ± 6

  • tpd (ns):

    14

  • fmax (MHz):

    53

  • Power dissipation considerations:

    low

  • Tamb (°C):

    -40~125

  • Rth(j-a) (K/W):

    80

  • Ψth(j-top) (K/W):

    22.7

  • Rth(j-c) (K/W):

    56

  • Package name:

    SO20

更新时间:2026-8-1 17:32:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
NEXPERIA/安世
2450+
NA
9850
只做原厂原装正品现货或订货假一赔十!
PHI
25+
7.2mm
2987
只售原装自家现货!诚信经营!欢迎来电!
PHI
25+23+
28554
绝对原装正品全新进口深圳现货
NEXPERIA/安世
21+
NA
12820
只做原装,质量保证
PHI
25+
SOP
3000
全新原装、诚信经营、公司现货销售
Nexperia USA Inc.
24+25+
16500
全新原厂原装现货!受权代理!可送样可提供技术支持!
TI
25+
6
公司优势库存 热卖中!!
PHI
2402+
TSSOP-20
8324
原装正品!实单价优!
PHI
TSSOP-20
68500
一级代理 原装正品假一罚十价格优势长期供货
NEXPERIA/安世
26+
NA
7500
电子元器件供应原装现货. 优质独立分销。原厂核心渠道

74HCT377数据表相关新闻