DualDFlip-FlopwithSetandReset

文件：116.7 Kbytes Page：7 Pages

DualDFlip?묯lopwithSetandResetHigh?뭁erformanceSilicon?묰ateCMOS

The74HC74isidenticalinpinouttotheLS74.ThedeviceinputsarecompatiblewithstandardCMOSoutputs;withpullupresistors,theyarecompatiblewithLSTTLoutputs. ThisdeviceconsistsoftwoDflip−flopswithindividualSet,Reset,andClockinputs.InformationataD−inputistransferred

DualD-typeflip-flopwithsetandreset;positive-edgetrigger

GENERALDESCRIPTION The74HC/HCT74arehigh-speedSi-gateCMOSdevicesandarepincompatiblewithlowpowerSchottkyTTL(LSTTL).TheyarespecifiedincompliancewithJEDECstandardno.7A. FEATURES •Outputcapability:standard •ICCcategory:flip-flops

DualD-typeflip-flopwithsetandreset;positiveedge-trigger

1.Generaldescription The74HC74and74HCT74aredualpositiveedgetriggeredD-typeflip-flop.Theyhaveindividual data(nD),clock(nCP),set(nSD)andreset(nRD)inputs,andcomplementarynQandnQoutputs. DataatthenD-input,thatmeetstheset-upandholdtimerequirementsontheLOW-

HighSpeedCMOSLogic

文件：467.12 Kbytes Page：6 Pages

DualD-typeflip-flopwithsetandreset;positiveedge-trigger

文件：175.47 Kbytes Page：21 Pages

DualD-TypeFlipFlopPresetandClear

Features •Highspeed:fmax=77MHz(typ.)atVCC=5V •Lowpowerdissipation:ICC=2µA(max)atTa=25°C •Highnoiseimmunity:VNIH=VNIL=28VCC(min) •Outputdrivecapability:10LSTTLloads •Symmetricaloutputimpedance:|IOH|=IOL=4mA(min) •Balancedpropagationdelays:

DualD-TypeFlipFlopPresetandClear

文件：234.14 Kbytes Page：9 Pages

CMOSDigitalIntegratedCircuitSiliconMonolithicDualD-TypeFlipFlopPresetandClear

文件：312.68 Kbytes Page：10 Pages

DUALD-TYPEFLIPFLOPPRESETANDCLEAR

文件：236.41 Kbytes Page：6 Pages