位置:首页 > IC中文资料第6116页 > 74AUP1G17
74AUP1G17价格
参考价格:¥1.0405
型号:74AUP1G175GM,115 品牌:NXP 备注:这里有74AUP1G17多少钱,2026年最近7天走势,今日出价,今日竞价,74AUP1G17批发/采购报价,74AUP1G17行情走势销售排行榜,74AUP1G17报价。| 型号 | 功能描述 | 生产厂家 企业 | LOGO | 操作 |
|---|---|---|---|---|
74AUP1G17 | Low-power Schmitt trigger 1. General description The 74AUP1G17 is a single buffer with Schmitt-trigger input. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFF circuitr | NEXPERIA 安世 | ||
74AUP1G17 | Low-power Schmitt trigger | ETC 知名厂家 | ETC | |
74AUP1G17 | Low-power Schmitt-trigger buffer 文件:96.5 Kbytes Page:20 Pages | PHILIPS 飞利浦 | ||
74AUP1G17 | SINGLE SCHMITT-TRIGGER BUFFER 文件:190.92 Kbytes Page:11 Pages | DIODES 美台半导体 | ||
74AUP1G17 | Low Power Single Schmitt-Trigger Buffer | SGMICRO 圣邦股份 | ||
74AUP1G17 | Single-gate | DIODES 美台半导体 | ||
Low-power D-type flip-flop with reset; positive-edge trigger 1. General description The 74AUP1G175 is a single positive edge triggered D-type flip-flop with individual data (D), clock (CP), master reset (MR) inputs, and Q output. The D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition will be stored in the flip-fl | NEXPERIA 安世 | |||
Low-power D-type flip-flop with reset; positive-edge trigger 1. General description The 74AUP1G175 is a single positive edge triggered D-type flip-flop with individual data (D), clock (CP), master reset (MR) inputs, and Q output. The D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition will be stored in the flip-fl | NEXPERIA 安世 | |||
Low-power D-type flip-flop with reset; positive-edge trigger 1. General description The 74AUP1G175 is a single positive edge triggered D-type flip-flop with individual data (D), clock (CP), master reset (MR) inputs, and Q output. The D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition will be stored in the flip-fl | NEXPERIA 安世 | |||
Low-power D-type flip-flop with reset; positive-edge trigger 1. General description The 74AUP1G175 is a single positive edge triggered D-type flip-flop with individual data (D), clock (CP), master reset (MR) inputs, and Q output. The D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition will be stored in the flip-fl | NEXPERIA 安世 | |||
Low-power D-type flip-flop with reset; positive-edge trigger 1. General description The 74AUP1G175 is a single positive edge triggered D-type flip-flop with individual data (D), clock (CP), master reset (MR) inputs, and Q output. The D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition will be stored in the flip-fl | NEXPERIA 安世 | |||
Low-power Schmitt trigger 1. General description The 74AUP1G17 is a single buffer with Schmitt-trigger input. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFF circuitr | NEXPERIA 安世 | |||
Low-power Schmitt trigger 1. General description The 74AUP1G17 is a single buffer with Schmitt-trigger input. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFF circuitr | NEXPERIA 安世 | |||
Low-power Schmitt trigger 1. General description The 74AUP1G17 is a single buffer with Schmitt-trigger input. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFF circuitr | NEXPERIA 安世 | |||
Low-power Schmitt trigger 1. General description The 74AUP1G17 is a single buffer with Schmitt-trigger input. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFF circuitr | NEXPERIA 安世 | |||
Low-power Schmitt trigger Features » Wide supply voltage range from 0.8V 10 3.6V. « Inputs accept voltages up to 3.6 « lor supports partial-power-down mode » Low static power consumption; lcc=0.5A (Max.) » ESD Protection Exceeds JESD 22 ~2000-V Human-Body Model (A114-A) -200-V Machine Model (A115-A) ~1000-V Charged | TECHPUBLIC 台舟电子 | |||
Low-power Schmitt trigger 1. General description The 74AUP1G17 is a single buffer with Schmitt-trigger input. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFF circuitr | NEXPERIA 安世 | |||
Low-power Schmitt trigger 1. General description The 74AUP1G17-Q100 is a single buffer with Schmitt-trigger input. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFF cir | NEXPERIA 安世 | |||
Low-power Schmitt trigger 1. General description The 74AUP1G17 is a single buffer with Schmitt-trigger input. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFF circuitr | NEXPERIA 安世 | |||
Low-power Schmitt trigger 1. General description The 74AUP1G17 is a single buffer with Schmitt-trigger input. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFF circuitr | NEXPERIA 安世 | |||
Low-power Schmitt trigger 1. General description The 74AUP1G17-Q100 is a single buffer with Schmitt-trigger input. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFF cir | NEXPERIA 安世 | |||
Low-power Schmitt trigger 文件:240.52 Kbytes Page:24 Pages | PHILIPS 飞利浦 | |||
Low-power D-type flip-flop with reset; positive-edge trigger | ETC 知名厂家 | ETC | ||
Low-power D-type flip-flop with reset; positive-edge trigger 文件:92.11 Kbytes Page:26 Pages | PHILIPS 飞利浦 | |||
Low-power D-type flip-flop with reset; positive-edge trigger 文件:92.11 Kbytes Page:26 Pages | PHILIPS 飞利浦 | |||
Low-power D-type flip-flop with reset; positive-edge trigger | ETC 知名厂家 | ETC | ||
Low-power D-type flip-flop with reset; positive-edge trigger | ETC 知名厂家 | ETC | ||
Low-power D-type flip-flop with reset; positive-edge trigger 文件:92.11 Kbytes Page:26 Pages | PHILIPS 飞利浦 | |||
Low-power D-type flip-flop with reset; positive-edge trigger | NEXPERIA 安世 | |||
封装/外壳:6-XFDFN 功能:复位 包装:卷带(TR)剪切带(CT)Digi-Reel® 得捷定制卷带 描述:IC FF D-TYPE SNGL 1BIT 6XSON 集成电路(IC) 触发器 | ETC 知名厂家 | ETC | ||
封装/外壳:6-XFDFN 功能:复位 包装:卷带(TR)剪切带(CT)Digi-Reel® 得捷定制卷带 描述:IC FF D-TYPE SNGL 1BIT 6XSON 集成电路(IC) 触发器 | ETC 知名厂家 | ETC | ||
Low-power D-type flip-flop with reset; positive-edge trigger | ETC 知名厂家 | ETC | ||
Low-power D-type flip-flop with reset; positive-edge trigger 文件:92.11 Kbytes Page:26 Pages | PHILIPS 飞利浦 | |||
Low-power D-type flip-flop with reset; positive-edge trigger 文件:219.07 Kbytes Page:17 Pages | NEXPERIA 安世 | |||
Low-power D-type flip-flop with reset; positive-edge trigger 文件:219.07 Kbytes Page:17 Pages | NEXPERIA 安世 | |||
SINGLE SCHMITT-TRIGGER BUFFER 文件:190.92 Kbytes Page:11 Pages | DIODES 美台半导体 | |||
SINGLE SCHMITT-TRIGGER BUFFER 文件:190.92 Kbytes Page:11 Pages | DIODES 美台半导体 | |||
Low-power Schmitt trigger | ETC 知名厂家 | ETC | ||
Low-power Schmitt trigger | ETC 知名厂家 | ETC | ||
Low-power Schmitt-trigger buffer 文件:96.5 Kbytes Page:20 Pages | PHILIPS 飞利浦 | |||
Low-power Schmitt-trigger buffer 文件:96.5 Kbytes Page:20 Pages | PHILIPS 飞利浦 | |||
Low-power Schmitt trigger | ETC 知名厂家 | ETC | ||
SINGLE SCHMITT-TRIGGER BUFFER 文件:190.92 Kbytes Page:11 Pages | DIODES 美台半导体 | |||
SINGLE SCHMITT-TRIGGER BUFFER 文件:190.92 Kbytes Page:11 Pages | DIODES 美台半导体 |
74AUP1G17产品属性
- 类型
描述
- 型号
74AUP1G17
- 制造商
PHILIPS
- 制造商全称
NXP Semiconductors
- 功能描述
Low-power D-type flip-flop with reset; positive-edge trigger
| IC供应商 | 芯片型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
|---|---|---|---|---|---|---|---|
NEXPERIA/安世 |
25+ |
SOT353 |
600000 |
NEXPERIA/安世全新特价74AUP1G17GW,125即刻询购立享优惠#长期有排单订 |
|||
NEXPERIA |
2025+ |
N/A |
70000 |
柒号只做原装 现货价秒杀全网 |
|||
恩XP |
23+ |
N/A |
12000 |
一级代理,专注军工、汽车、医疗、工业、新能源、电力 |
|||
恩XP |
2025+ |
SMD |
5000 |
原装进口价格优 请找坤融电子! |
|||
DIODES/美台 |
25+ |
X2DFN10106 |
918000 |
明嘉莱只做原装正品现货 |
|||
Nexperia(安世) |
25+ |
N/A |
21000 |
原装正品现货,原厂订货,可支持含税原型号开票。 |
|||
Nexperia/安世 |
21+ |
SOT-363 |
15000 |
十年信誉,只做原装,有挂就有现货! |
|||
NEXPERIA/安世 |
25+ |
SOT353 |
33500 |
全新进口原装现货,假一罚十 |
|||
恩XP |
24+ |
标准封装 |
24548 |
全新原装正品/价格优惠/质量保障 |
|||
NEXPERIA/安世 |
24+25+ |
SOT353 |
6000 |
原装现货实单必成 |
74AUP1G17芯片相关品牌
74AUP1G17规格书下载地址
74AUP1G17参数引脚图相关
- 8051
- 8024
- 7号电池
- 7994
- 7805
- 7756
- 7705ac
- 74ls48
- 74ls373
- 74ls244
- 74ls192
- 74ls164
- 74ls138
- 74ls04
- 74ls00
- 74hc595
- 74hc573
- 74hc541
- 74hc244
- 74hc164
- 74F02
- 74F00SJ
- 74F00SC
- 74F00PC
- 74F00
- 74C926
- 74C925
- 74C923
- 74C922
- 74C911
- 74C86
- 74C-5
- 74C2526
- 74C2525
- 74C221
- 74C14
- 74C08
- 74C04
- 74C02
- 74C00
- 74AUP1G32FZ4-7
- 74AUP1G32FW4-7
- 74AUP1G3208GW,125
- 74AUP1G3208GF,132
- 74AUP1G240GW,125
- 74AUP1G240GF,132
- 74AUP1G19GW,125
- 74AUP1G19GM,132
- 74AUP1G19GF,132
- 74AUP1G18GW,125
- 74AUP1G18GM,132
- 74AUP1G17SE-7
- 74AUP1G17GW,125
- 74AUP1G17GF,132
- 74AUP1G17FZ4-7
- 74AUP1G17FW4-7
- 74AUP1G17FS3-7
- 74AUP1G175GW-Q100H
- 74AUP1G175GW,125
- 74AUP1G175GM,115
- 74AUP1G158GW,125
- 74AUP1G157GW,125
- 74AUP1G157GM,115
- 74AUP1G14SE-7
- 74AUP1G14GW,125
- 74AUP1G14GF,132
- 74AUP1G14FZ4-7
- 74AUP1G14FW4-7
- 74AUP1G132GW,125
- 74AUP1G132GN,132
- 74AUP1G132GM,115
- 74AUP1G126SE-7
- 74AUP1G126GW,125
- 74AUP1G126GM,115
- 74AUP1G126GF,132
- 74AUP1G126FZ4-7
- 74AUP1G126FW4-7
- 74AUP1G125SE-7
- 74AUP1G125GW.1>
- 74AUP1G125GW,125
- 74AS373
- 74AS245
- 74AS174
- 74AS160
- 74ALS86
- 74ALS74
- 74ALS38
- 74ALS32
- 74ALS27
- 74ALS20
- 74ALS09
- 74ALS08
- 74ALS04
- 74ALS02
- 74ALS00
- 74AHC86
- 74AHC74
- 74AHC32
- 74AHC30
- 74AHC2G
74AUP1G17数据表相关新闻
74AUP1G74GS,115
品 牌: Nexperia(安世) 厂家型号: 74AUP1G74GS,115 商品编号: C545889 封装: XSON-8(1x1.4) 数据手册: 下载文件 商品毛重: 0.017克(g) 包装方式: 编带
2023-7-1074AUP1T08GW-Q100H 逻辑门
74AUP1T08GW-Q100H 逻辑门 74AUP1T08GW-Q100/SOT353/UMT5
2023-4-2574AUP1G07GW,125
https://hfx03.114ic.com/
2022-3-874AUP3G14GSX NXP/恩智浦 21+ SOT1203
https://hfx03.114ic.com/
2022-2-2374AUP1G08GX只做原装现货绝不虚报
焕盛达竭诚为您提供一站式配套服务。当天下单,当天发货;
2020-9-3074ALVCH32973ZKER
74ALVCH32973ZKER,全新原装当天发货或门市自取0755-82732291.
2020-4-5
DdatasheetPDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104
- P105
- P106
- P107
- P108