74AC10价格

参考价格:¥8.9817

型号:74AC10SJ 品牌:Fairchild 备注:这里有74AC10多少钱,2026年最近7天走势,今日出价,今日竞价,74AC10批发/采购报价,74AC10行情走势销售排行榜,74AC10报价。
型号 功能描述 生产厂家 企业 LOGO 操作
74AC10

TRIPLE 3-INPUT NAND GATE

DESCRIPTION The 74AC10 is an advanced high-speed CMOS TRIPLE 3-INPUT NAND GATE fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS tecnology. The internal circuit is composed of 3 stages including buffer output, which enables high noise immunity and stable output. All in

STMICROELECTRONICS

意法半导体

74AC10

Triple 3-Input NAND Gate

General Description The AC/ACT10 contains three, 3-input NAND gates. Features ■ ICC reduced by 50 on 74AC only ■ Outputs source/sink 24mA

FAIRCHILD

仙童半导体

74AC10

TRIPLE 3-INPUT NAND GATE

文件:182.7 Kbytes Page:8 Pages

STMICROELECTRONICS

意法半导体

74AC10

Triple 3-Input NAND Gate

文件:102.64 Kbytes Page:7 Pages

FAIRCHILD

仙童半导体

74AC10

TRIPLE 3-INPUT NAND GATE

STMICROELECTRONICS

意法半导体

74AC10

Triple 3-Input NAND Gate

ONSEMI

安森美半导体

Dual JK Positive Edge-Triggered Flip-Flop

General Description The AC/ACT109 consists of two high-speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D-Type flip-flop (refer to AC/ACT74 data sheet) by connecti

FAIRCHILD

仙童半导体

Dual JK Positive Edge?뭈riggered Flip?묯lop

The MC74AC109/74ACT109 consists of two high−speed completely independent transition clocked JK flip−flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip−flop (refer to MC74AC74/74ACT74 data sheet) by connecting the J

ONSEMI

安森美半导体

Dual JK Positive Edge-Triggered Flip-Flop

General Description The AC/ACT109 consists of two high-speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D-Type flip-flop (refer to AC/ACT74 data sheet) by connecti

FAIRCHILD

仙童半导体

Dual JK Positive Edge-Triggered Flip-Flop

Features ■ ICC reduced by 50% ■ Outputs source/sink 24mA ■ ACT109 has TTL-compatible inputs General Description The AC/ACT109 consists of two high-speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock wav

ONSEMI

安森美半导体

Dual JK Positive Edge-Triggered Flip-Flop

General Description The AC/ACT109 consists of two high-speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D-Type flip-flop (refer to AC/ACT74 data sheet) by connecti

FAIRCHILD

仙童半导体

Dual JK Positive Edge-Triggered Flip-Flop

General Description The AC/ACT109 consists of two high-speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D-Type flip-flop (refer to AC/ACT74 data sheet) by connecti

FAIRCHILD

仙童半导体

Dual JK Positive Edge-Triggered Flip-Flop

Features ■ ICC reduced by 50% ■ Outputs source/sink 24mA ■ ACT109 has TTL-compatible inputs General Description The AC/ACT109 consists of two high-speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock wav

ONSEMI

安森美半导体

Dual JK Positive Edge-Triggered Flip-Flop

Features ■ ICC reduced by 50% ■ Outputs source/sink 24mA ■ ACT109 has TTL-compatible inputs General Description The AC/ACT109 consists of two high-speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock wav

ONSEMI

安森美半导体

Dual JK Positive Edge-Triggered Flip-Flop

General Description The AC/ACT109 consists of two high-speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D-Type flip-flop (refer to AC/ACT74 data sheet) by connecti

FAIRCHILD

仙童半导体

TRIPLE 3-INPUT NAND GATE

DESCRIPTION The 74AC10 is an advanced high-speed CMOS TRIPLE 3-INPUT NAND GATE fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS tecnology. The internal circuit is composed of 3 stages including buffer output, which enables high noise immunity and stable output. All in

STMICROELECTRONICS

意法半导体

TRIPLE 3-INPUT NAND GATE

DESCRIPTION The 74AC10 is an advanced high-speed CMOS TRIPLE 3-INPUT NAND GATE fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS tecnology. The internal circuit is composed of 3 stages including buffer output, which enables high noise immunity and stable output. All in

STMICROELECTRONICS

意法半导体

Triple 3-Input NAND Gate

General Description The AC/ACT10 contains three, 3-input NAND gates. Features ■ ICC reduced by 50 on 74AC only ■ Outputs source/sink 24mA

FAIRCHILD

仙童半导体

Triple 3-Input NAND Gate

General Description The AC/ACT10 contains three, 3-input NAND gates. Features ■ ICC reduced by 50 on 74AC only ■ Outputs source/sink 24mA

FAIRCHILD

仙童半导体

Triple 3-Input NAND Gate

General Description The AC/ACT10 contains three, 3-input NAND gates. Features ■ ICC reduced by 50 on 74AC only ■ Outputs source/sink 24mA

FAIRCHILD

仙童半导体

Triple 3-Input NAND Gate

General Description The AC/ACT10 contains three, 3-input NAND gates. Features ■ ICC reduced by 50 on 74AC only ■ Outputs source/sink 24mA

FAIRCHILD

仙童半导体

TRIPLE 3-INPUT NAND GATE

文件:182.7 Kbytes Page:8 Pages

STMICROELECTRONICS

意法半导体

Dual JK Positive Edge−Triggered Flip−Flop

ONSEMI

安森美半导体

Dual JK Positive Edge-Triggered Flip-Flop

文件:339.62 Kbytes Page:12 Pages

FAIRCHILD

仙童半导体

Dual JK Positive Edge-Triggered Flip-Flop

文件:339.62 Kbytes Page:12 Pages

FAIRCHILD

仙童半导体

Dual JK Positive Edge-Triggered Flip-Flop

文件:339.62 Kbytes Page:12 Pages

FAIRCHILD

仙童半导体

封装/外壳:16-TSSOP(0.173",4.40mm 宽) 功能:设置(预设)和复位 包装:管件 描述:IC FF JK TYPE DUAL 1BIT 16TSSOP 集成电路(IC) 触发器

ONSEMI

安森美半导体

封装/外壳:16-DIP(0.300",7.62mm) 功能:设置(预设)和复位 包装:袋 描述:IC FF JK TYPE DUAL 1BIT 16DIP 集成电路(IC) 触发器

ONSEMI

安森美半导体

Dual JK Positive Edge-Triggered Flip-Flop

文件:339.62 Kbytes Page:12 Pages

FAIRCHILD

仙童半导体

Dual JK Positive Edge-Triggered Flip-Flop

文件:339.62 Kbytes Page:12 Pages

FAIRCHILD

仙童半导体

TRIPLE 3-INPUT NAND GATE

文件:182.7 Kbytes Page:8 Pages

STMICROELECTRONICS

意法半导体

TRIPLE 3-INPUT NAND GATE

文件:182.7 Kbytes Page:8 Pages

STMICROELECTRONICS

意法半导体

Triple 3-Input NAND Gate

文件:102.64 Kbytes Page:7 Pages

FAIRCHILD

仙童半导体

TRIPLE 3-INPUT NAND GATE

文件:182.7 Kbytes Page:8 Pages

STMICROELECTRONICS

意法半导体

Triple 3-Input NAND Gate

文件:102.64 Kbytes Page:7 Pages

FAIRCHILD

仙童半导体

Triple 3-Input NAND Gate

文件:102.64 Kbytes Page:7 Pages

FAIRCHILD

仙童半导体

Triple 3-Input NAND Gate

文件:102.64 Kbytes Page:7 Pages

FAIRCHILD

仙童半导体

Triple 3-Input NAND Gate

文件:102.64 Kbytes Page:7 Pages

FAIRCHILD

仙童半导体

TRIPLE 3-INPUT NAND GATE

文件:182.7 Kbytes Page:8 Pages

STMICROELECTRONICS

意法半导体

74AC10产品属性

  • 类型

    描述

  • 型号

    74AC10

  • 制造商

    FAIRCHILD

  • 制造商全称

    Fairchild Semiconductor

  • 功能描述

    Triple 3-Input NAND Gate

更新时间:2026-1-27 18:26:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
FAIRCHILD/仙童
24+
DIP14
30
大批量供应优势库存热卖
HAR
23+
DIP-16
6800
只做原装正品假一赔十为客户做到零风险!!
FSC
24+
N/A
25843
公司原厂原装现货假一罚十!特价出售!强势库存!
FSC
05+
原厂原装
7551
只做全新原装真实现货供应
NSC
25+
50
公司优势库存 热卖中!!
Fairchild(飞兆/仙童)
23+
NA
20094
正纳10年以上分销经验原装进口正品做服务做口碑有支持
FSC
25+
DIP
18000
原厂直接发货进口原装
FSC
26+
SOP3.9MM
86720
全新原装正品价格最实惠 假一赔百
FAIRCHIL
25+
SOP
4500
全新原装、诚信经营、公司现货销售
ST
25+
原厂原封
16900
原装,请咨询

74AC10数据表相关新闻