7236价格

参考价格:¥1.7499

型号:7236 品牌:Weller 备注:这里有7236多少钱,2025年最近7天走势,今日出价,今日竞价,7236批发/采购报价,7236行情走势销售排行榜,7236报价。
型号 功能描述 生产厂家 企业 LOGO 操作
7236

T-1 Subminiature Lamps

T-1 Subminiature Lamps T-1 Subminiature Short Type Lamps

GILWAY

7236

AUDIO Coupling Transformer

文件:146.45 Kbytes Page:1 Pages

FILTRAN

费尔兰特

7236

包装:散装 描述:JACK SCREW HEX 4-40 连接器,互连器件 D-Sub,D 形连接器顶丝

KEYSTONE

Keystone Electronics Corp.

7236

包装:散装 描述:JACK SCREW HEX 4-40 连接器,互连器件 D-Sub,D 形连接器顶丝

KEYSTONE

Keystone Electronics Corp.

7236

3M??Scotch-Weld??7236 B/A

文件:397.03 Kbytes Page:3 Pages

3M

CMOS SyncFIFOTM

• Free-running CLKA and CLKB may be asynchronous or coincident (permits simultaneous reading and writing of data on a single clock edge) • 64 x 36 storage capacity • Synchronous data buffering from Port A to Port B • Mailbox bypass register in each direction • Programmable Almost-Full (AF) a

RENESAS

瑞萨

CMOS SyncFIFOTM

• Free-running CLKA and CLKB may be asynchronous or coincident (permits simultaneous reading and writing of data on a single clock edge) • 64 x 36 storage capacity • Synchronous data buffering from Port A to Port B • Mailbox bypass register in each direction • Programmable Almost-Full (AF) a

RENESAS

瑞萨

CMOS SyncFIFOTM

• Free-running CLKA and CLKB may be asynchronous or coincident (permits simultaneous reading and writing of data on a single clock edge) • 64 x 36 storage capacity • Synchronous data buffering from Port A to Port B • Mailbox bypass register in each direction • Programmable Almost-Full (AF) a

RENESAS

瑞萨

CMOS SyncFIFOTM

• Free-running CLKA and CLKB may be asynchronous or coincident (permits simultaneous reading and writing of data on a single clock edge) • 64 x 36 storage capacity • Synchronous data buffering from Port A to Port B • Mailbox bypass register in each direction • Programmable Almost-Full (AF) a

RENESAS

瑞萨

CMOS SyncFIFOTM

• Free-running CLKA and CLKB may be asynchronous or coincident (permits simultaneous reading and writing of data on a single clock edge) • 64 x 36 storage capacity • Synchronous data buffering from Port A to Port B • Mailbox bypass register in each direction • Programmable Almost-Full (AF) a

RENESAS

瑞萨

CMOS SyncFIFOTM

• Free-running CLKA and CLKB may be asynchronous or coincident (permits simultaneous reading and writing of data on a single clock edge) • 64 x 36 storage capacity • Synchronous data buffering from Port A to Port B • Mailbox bypass register in each direction • Programmable Almost-Full (AF) a

RENESAS

瑞萨

CMOS SyncFIFOTM

• Free-running CLKA and CLKB may be asynchronous or coincident (permits simultaneous reading and writing of data on a single clock edge) • 64 x 36 storage capacity • Synchronous data buffering from Port A to Port B • Mailbox bypass register in each direction • Programmable Almost-Full (AF) a

RENESAS

瑞萨

CMOS SyncFIFOTM

• Free-running CLKA and CLKB may be asynchronous or coincident (permits simultaneous reading and writing of data on a single clock edge) • 64 x 36 storage capacity • Synchronous data buffering from Port A to Port B • Mailbox bypass register in each direction • Programmable Almost-Full (AF) a

RENESAS

瑞萨

CMOS SyncBiFIFOTM 64 x 36 x 2

• Free-running CLKA and CLKB can be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted) • Two independent clocked FIFOs (64 x 36 storage capacity each) buffering data in opposite directions • Mailbox bypass Register for each FIFO • Progra

RENESAS

瑞萨

CMOS SyncBiFIFOTM 64 x 36 x 2

• Free-running CLKA and CLKB can be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted) • Two independent clocked FIFOs (64 x 36 storage capacity each) buffering data in opposite directions • Mailbox bypass Register for each FIFO • Progra

RENESAS

瑞萨

CMOS SyncBiFIFOTM 64 x 36 x 2

• Free-running CLKA and CLKB can be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted) • Two independent clocked FIFOs (64 x 36 storage capacity each) buffering data in opposite directions • Mailbox bypass Register for each FIFO • Progra

RENESAS

瑞萨

CMOS SyncBiFIFOTM 64 x 36 x 2

• Free-running CLKA and CLKB can be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted) • Two independent clocked FIFOs (64 x 36 storage capacity each) buffering data in opposite directions • Mailbox bypass Register for each FIFO • Progra

RENESAS

瑞萨

CMOS SyncBiFIFOTM 64 x 36 x 2

• Free-running CLKA and CLKB can be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted) • Two independent clocked FIFOs (64 x 36 storage capacity each) buffering data in opposite directions • Mailbox bypass Register for each FIFO • Progra

RENESAS

瑞萨

CMOS SyncBiFIFOTM 64 x 36 x 2

• Free-running CLKA and CLKB can be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted) • Two independent clocked FIFOs (64 x 36 storage capacity each) buffering data in opposite directions • Mailbox bypass Register for each FIFO • Progra

RENESAS

瑞萨

CMOS SyncBiFIFOTM 64 x 36 x 2

• Free-running CLKA and CLKB can be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted) • Two independent clocked FIFOs (64 x 36 storage capacity each) buffering data in opposite directions • Mailbox bypass Register for each FIFO • Progra

RENESAS

瑞萨

CMOS SyncBiFIFOTM 64 x 36 x 2

• Free-running CLKA and CLKB can be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted) • Two independent clocked FIFOs (64 x 36 storage capacity each) buffering data in opposite directions • Mailbox bypass Register for each FIFO • Progra

RENESAS

瑞萨

CMOS CLOCKED FIFO WITH BUS-MATCHING AND BYTE SWAPPING 64 x 36

• Free-running CLKA and CLKB may be asynchronous or coincident (permits simultaneous reading and writing of data on a single clock edge) • 64 x 36 storage capacity FIFO buffering data from Port A to Port B • Mailbox bypass registers in each direction • Dynamic Port B bus sizing of 36 bits (l

RENESAS

瑞萨

CMOS CLOCKED FIFO WITH BUS-MATCHING AND BYTE SWAPPING 64 x 36

• Free-running CLKA and CLKB may be asynchronous or coincident (permits simultaneous reading and writing of data on a single clock edge) • 64 x 36 storage capacity FIFO buffering data from Port A to Port B • Mailbox bypass registers in each direction • Dynamic Port B bus sizing of 36 bits (l

RENESAS

瑞萨

CMOS CLOCKED FIFO WITH BUS-MATCHING AND BYTE SWAPPING 64 x 36

• Free-running CLKA and CLKB may be asynchronous or coincident (permits simultaneous reading and writing of data on a single clock edge) • 64 x 36 storage capacity FIFO buffering data from Port A to Port B • Mailbox bypass registers in each direction • Dynamic Port B bus sizing of 36 bits (l

RENESAS

瑞萨

CMOS CLOCKED FIFO WITH BUS-MATCHING AND BYTE SWAPPING 64 x 36

• Free-running CLKA and CLKB may be asynchronous or coincident (permits simultaneous reading and writing of data on a single clock edge) • 64 x 36 storage capacity FIFO buffering data from Port A to Port B • Mailbox bypass registers in each direction • Dynamic Port B bus sizing of 36 bits (l

RENESAS

瑞萨

CMOS CLOCKED FIFO WITH BUS-MATCHING AND BYTE SWAPPING 64 x 36

• Free-running CLKA and CLKB may be asynchronous or coincident (permits simultaneous reading and writing of data on a single clock edge) • 64 x 36 storage capacity FIFO buffering data from Port A to Port B • Mailbox bypass registers in each direction • Dynamic Port B bus sizing of 36 bits (l

RENESAS

瑞萨

CMOS CLOCKED FIFO WITH BUS-MATCHING AND BYTE SWAPPING 64 x 36

• Free-running CLKA and CLKB may be asynchronous or coincident (permits simultaneous reading and writing of data on a single clock edge) • 64 x 36 storage capacity FIFO buffering data from Port A to Port B • Mailbox bypass registers in each direction • Dynamic Port B bus sizing of 36 bits (l

RENESAS

瑞萨

CMOS CLOCKED FIFO WITH BUS-MATCHING AND BYTE SWAPPING 64 x 36

• Free-running CLKA and CLKB may be asynchronous or coincident (permits simultaneous reading and writing of data on a single clock edge) • 64 x 36 storage capacity FIFO buffering data from Port A to Port B • Mailbox bypass registers in each direction • Dynamic Port B bus sizing of 36 bits (l

RENESAS

瑞萨

CMOS CLOCKED FIFO WITH BUS-MATCHING AND BYTE SWAPPING 64 x 36

• Free-running CLKA and CLKB may be asynchronous or coincident (permits simultaneous reading and writing of data on a single clock edge) • 64 x 36 storage capacity FIFO buffering data from Port A to Port B • Mailbox bypass registers in each direction • Dynamic Port B bus sizing of 36 bits (l

RENESAS

瑞萨

CMOS TRIPLE BUS SyncFIFO™ WITH BUS-MATCHING AND BYTE SWAPPING 64 x 36 x 2

• Two independent FIFOs (64 X 36 storage capacity each) buffer data between bidirectional 36-bit port A and two unidirectional 18/9-bit ports (Port B transmits, Port C receives) • Clock frequencies up to 67 MHz (10 ns access time) Free-running clock lines for each port: CLKA, CLKB and CLKC, m

RENESAS

瑞萨

CMOS TRIPLE BUS SyncFIFO™ WITH BUS-MATCHING AND BYTE SWAPPING 64 x 36 x 2

• Two independent FIFOs (64 X 36 storage capacity each) buffer data between bidirectional 36-bit port A and two unidirectional 18/9-bit ports (Port B transmits, Port C receives) • Clock frequencies up to 67 MHz (10 ns access time) Free-running clock lines for each port: CLKA, CLKB and CLKC, m

RENESAS

瑞萨

CMOS TRIPLE BUS SyncFIFO™ WITH BUS-MATCHING AND BYTE SWAPPING 64 x 36 x 2

• Two independent FIFOs (64 X 36 storage capacity each) buffer data between bidirectional 36-bit port A and two unidirectional 18/9-bit ports (Port B transmits, Port C receives) • Clock frequencies up to 67 MHz (10 ns access time) Free-running clock lines for each port: CLKA, CLKB and CLKC, m

RENESAS

瑞萨

CMOS TRIPLE BUS SyncFIFO™ WITH BUS-MATCHING AND BYTE SWAPPING 64 x 36 x 2

• Two independent FIFOs (64 X 36 storage capacity each) buffer data between bidirectional 36-bit port A and two unidirectional 18/9-bit ports (Port B transmits, Port C receives) • Clock frequencies up to 67 MHz (10 ns access time) Free-running clock lines for each port: CLKA, CLKB and CLKC, m

RENESAS

瑞萨

CMOS SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2

• Memory storage capacity: IDT723622 – 256 x 36 x 2 IDT723632 – 512 x 36 x 2 IDT723642 – 1,024 x 36 x 2 • Free-running CLKA and CLKB may be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted) • Two independent clocked FIFOs buffering dat

RENESAS

瑞萨

CMOS SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2

• Memory storage capacity: IDT723622 – 256 x 36 x 2 IDT723632 – 512 x 36 x 2 IDT723642 – 1,024 x 36 x 2 • Free-running CLKA and CLKB may be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted) • Two independent clocked FIFOs buffering dat

RENESAS

瑞萨

CMOS BUS-MATCHING SyncFIFO TM 256 x 36, 512 x 36, 1,024 x 36

• Memory storage capacity: IDT723623 – 256 x 36 IDT723633 – 512 x 36 IDT723643 – 1,024 x 36 • Clocked FIFO buffering data from Port A to Port B • Clock frequencies up to 83 MHz (8 ns access time) • IDT Standard timing (using EF and FF) or First Word Fall Through Timing (using OR and IR flag

RENESAS

瑞萨

CMOS BUS-MATCHING SyncFIFO TM 256 x 36, 512 x 36, 1,024 x 36

• Memory storage capacity: IDT723623 – 256 x 36 IDT723633 – 512 x 36 IDT723643 – 1,024 x 36 • Clocked FIFO buffering data from Port A to Port B • Clock frequencies up to 83 MHz (8 ns access time) • IDT Standard timing (using EF and FF) or First Word Fall Through Timing (using OR and IR flag

RENESAS

瑞萨

CMOS BUS-MATCHING SyncFIFO TM 256 x 36, 512 x 36, 1,024 x 36

• Memory storage capacity: IDT723623 – 256 x 36 IDT723633 – 512 x 36 IDT723643 – 1,024 x 36 • Clocked FIFO buffering data from Port A to Port B • Clock frequencies up to 83 MHz (8 ns access time) • IDT Standard timing (using EF and FF) or First Word Fall Through Timing (using OR and IR flag

RENESAS

瑞萨

CMOS BUS-MATCHING SyncFIFO TM 256 x 36, 512 x 36, 1,024 x 36

• Memory storage capacity: IDT723623 – 256 x 36 IDT723633 – 512 x 36 IDT723643 – 1,024 x 36 • Clocked FIFO buffering data from Port A to Port B • Clock frequencies up to 83 MHz (8 ns access time) • IDT Standard timing (using EF and FF) or First Word Fall Through Timing (using OR and IR flag

RENESAS

瑞萨

CMOS SyncBiFIFOTM WITH BUS-MATCHING

• Memory storage capacity: IDT723624 – 256 x 36 x 2 IDT723634 – 512 x 36 x 2 IDT723644 – 1,024 x 36 x 2 • Clock frequencies up to 67 MHz (10 ns access time) • Two independent clocked FIFOs buffering data in opposite directions • Select IDT Standard timing (using EFA, EFB, FFA, and FFB flags

RENESAS

瑞萨

CMOS SyncBiFIFOTM WITH BUS-MATCHING

• Memory storage capacity: IDT723624 – 256 x 36 x 2 IDT723634 – 512 x 36 x 2 IDT723644 – 1,024 x 36 x 2 • Clock frequencies up to 67 MHz (10 ns access time) • Two independent clocked FIFOs buffering data in opposite directions • Select IDT Standard timing (using EFA, EFB, FFA, and FFB flags

RENESAS

瑞萨

CMOS SyncFIFO™512 x 36 1,024 x 36 2,048 x 36

• Storage capacity: IDT723631 - 512 x 36 IDT723641 - 1,024 x 36 IDT723651 - 2,048 x 36 • Supports clock frequencies up to 67 MHz • Fast access times of 11ns • Free-running CLKA and CLKB can be asynchronous or coincident (permits simultaneous reading and writing of data on a single clock ed

RENESAS

瑞萨

CMOS SyncFIFO™512 x 36 1,024 x 36 2,048 x 36

• Storage capacity: IDT723631 - 512 x 36 IDT723641 - 1,024 x 36 IDT723651 - 2,048 x 36 • Supports clock frequencies up to 67 MHz • Fast access times of 11ns • Free-running CLKA and CLKB can be asynchronous or coincident (permits simultaneous reading and writing of data on a single clock ed

RENESAS

瑞萨

CMOS SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2

• Memory storage capacity: IDT723622 – 256 x 36 x 2 IDT723632 – 512 x 36 x 2 IDT723642 – 1,024 x 36 x 2 • Free-running CLKA and CLKB may be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted) • Two independent clocked FIFOs buffering dat

RENESAS

瑞萨

CMOS SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2

• Memory storage capacity: IDT723622 – 256 x 36 x 2 IDT723632 – 512 x 36 x 2 IDT723642 – 1,024 x 36 x 2 • Free-running CLKA and CLKB may be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted) • Two independent clocked FIFOs buffering dat

RENESAS

瑞萨

CMOS BUS-MATCHING SyncFIFO TM 256 x 36, 512 x 36, 1,024 x 36

• Memory storage capacity: IDT723623 – 256 x 36 IDT723633 – 512 x 36 IDT723643 – 1,024 x 36 • Clocked FIFO buffering data from Port A to Port B • Clock frequencies up to 83 MHz (8 ns access time) • IDT Standard timing (using EF and FF) or First Word Fall Through Timing (using OR and IR flag

RENESAS

瑞萨

CMOS BUS-MATCHING SyncFIFO TM 256 x 36, 512 x 36, 1,024 x 36

• Memory storage capacity: IDT723623 – 256 x 36 IDT723633 – 512 x 36 IDT723643 – 1,024 x 36 • Clocked FIFO buffering data from Port A to Port B • Clock frequencies up to 83 MHz (8 ns access time) • IDT Standard timing (using EF and FF) or First Word Fall Through Timing (using OR and IR flag

RENESAS

瑞萨

CMOS BUS-MATCHING SyncFIFO TM 256 x 36, 512 x 36, 1,024 x 36

• Memory storage capacity: IDT723623 – 256 x 36 IDT723633 – 512 x 36 IDT723643 – 1,024 x 36 • Clocked FIFO buffering data from Port A to Port B • Clock frequencies up to 83 MHz (8 ns access time) • IDT Standard timing (using EF and FF) or First Word Fall Through Timing (using OR and IR flag

RENESAS

瑞萨

CMOS BUS-MATCHING SyncFIFO TM 256 x 36, 512 x 36, 1,024 x 36

• Memory storage capacity: IDT723623 – 256 x 36 IDT723633 – 512 x 36 IDT723643 – 1,024 x 36 • Clocked FIFO buffering data from Port A to Port B • Clock frequencies up to 83 MHz (8 ns access time) • IDT Standard timing (using EF and FF) or First Word Fall Through Timing (using OR and IR flag

RENESAS

瑞萨

CMOS SyncBiFIFOTM WITH BUS-MATCHING

• Memory storage capacity: IDT723624 – 256 x 36 x 2 IDT723634 – 512 x 36 x 2 IDT723644 – 1,024 x 36 x 2 • Clock frequencies up to 67 MHz (10 ns access time) • Two independent clocked FIFOs buffering data in opposite directions • Select IDT Standard timing (using EFA, EFB, FFA, and FFB flags

RENESAS

瑞萨

CMOS SyncBiFIFOTM WITH BUS-MATCHING

• Memory storage capacity: IDT723624 – 256 x 36 x 2 IDT723634 – 512 x 36 x 2 IDT723644 – 1,024 x 36 x 2 • Clock frequencies up to 67 MHz (10 ns access time) • Two independent clocked FIFOs buffering data in opposite directions • Select IDT Standard timing (using EFA, EFB, FFA, and FFB flags

RENESAS

瑞萨

CMOS SyncFIFO™512 x 36 1,024 x 36 2,048 x 36

• Storage capacity: IDT723631 - 512 x 36 IDT723641 - 1,024 x 36 IDT723651 - 2,048 x 36 • Supports clock frequencies up to 67 MHz • Fast access times of 11ns • Free-running CLKA and CLKB can be asynchronous or coincident (permits simultaneous reading and writing of data on a single clock ed

RENESAS

瑞萨

CMOS SyncFIFO™512 x 36 1,024 x 36 2,048 x 36

• Storage capacity: IDT723631 - 512 x 36 IDT723641 - 1,024 x 36 IDT723651 - 2,048 x 36 • Supports clock frequencies up to 67 MHz • Fast access times of 11ns • Free-running CLKA and CLKB can be asynchronous or coincident (permits simultaneous reading and writing of data on a single clock ed

RENESAS

瑞萨

CMOS SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2

• Memory storage capacity: IDT723622 – 256 x 36 x 2 IDT723632 – 512 x 36 x 2 IDT723642 – 1,024 x 36 x 2 • Free-running CLKA and CLKB may be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted) • Two independent clocked FIFOs buffering dat

RENESAS

瑞萨

CMOS SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2

• Memory storage capacity: IDT723622 – 256 x 36 x 2 IDT723632 – 512 x 36 x 2 IDT723642 – 1,024 x 36 x 2 • Free-running CLKA and CLKB may be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted) • Two independent clocked FIFOs buffering dat

RENESAS

瑞萨

CMOS BUS-MATCHING SyncFIFO TM 256 x 36, 512 x 36, 1,024 x 36

• Memory storage capacity: IDT723623 – 256 x 36 IDT723633 – 512 x 36 IDT723643 – 1,024 x 36 • Clocked FIFO buffering data from Port A to Port B • Clock frequencies up to 83 MHz (8 ns access time) • IDT Standard timing (using EF and FF) or First Word Fall Through Timing (using OR and IR flag

RENESAS

瑞萨

CMOS BUS-MATCHING SyncFIFO TM 256 x 36, 512 x 36, 1,024 x 36

• Memory storage capacity: IDT723623 – 256 x 36 IDT723633 – 512 x 36 IDT723643 – 1,024 x 36 • Clocked FIFO buffering data from Port A to Port B • Clock frequencies up to 83 MHz (8 ns access time) • IDT Standard timing (using EF and FF) or First Word Fall Through Timing (using OR and IR flag

RENESAS

瑞萨

CMOS BUS-MATCHING SyncFIFO TM 256 x 36, 512 x 36, 1,024 x 36

• Memory storage capacity: IDT723623 – 256 x 36 IDT723633 – 512 x 36 IDT723643 – 1,024 x 36 • Clocked FIFO buffering data from Port A to Port B • Clock frequencies up to 83 MHz (8 ns access time) • IDT Standard timing (using EF and FF) or First Word Fall Through Timing (using OR and IR flag

RENESAS

瑞萨

CMOS BUS-MATCHING SyncFIFO TM 256 x 36, 512 x 36, 1,024 x 36

• Memory storage capacity: IDT723623 – 256 x 36 IDT723633 – 512 x 36 IDT723643 – 1,024 x 36 • Clocked FIFO buffering data from Port A to Port B • Clock frequencies up to 83 MHz (8 ns access time) • IDT Standard timing (using EF and FF) or First Word Fall Through Timing (using OR and IR flag

RENESAS

瑞萨

CMOS SyncBiFIFOTM WITH BUS-MATCHING

• Memory storage capacity: IDT723624 – 256 x 36 x 2 IDT723634 – 512 x 36 x 2 IDT723644 – 1,024 x 36 x 2 • Clock frequencies up to 67 MHz (10 ns access time) • Two independent clocked FIFOs buffering data in opposite directions • Select IDT Standard timing (using EFA, EFB, FFA, and FFB flags

RENESAS

瑞萨

7236产品属性

  • 类型

    描述

  • 型号

    7236

  • 制造商

    Integrated Device Technology Inc

  • 功能描述

    FIFO - Bulk

更新时间:2025-11-17 18:21:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
IDT
24+
QFP
8540
只做原装正品现货或订货假一赔十!
IDT
23+
NA
10726
专做原装正品,假一罚百!
723651L15PQF
25+
45
45
WAGO
21+
100
只做原装鄙视假货15118075546
IDT, Integrated Device Technol
21+
128-LQFP
1000
100%进口原装!长期供应!绝对优势价格(诚信经营)
RENESAS(瑞萨)/IDT
2021+
TQFP-128(14x20)
499
IDT
2025+
LQFP
5000
原装进口价格优 请找坤融电子!
IDT
24+
QFP-120
38
IDT
2402+
TQFP100
8324
原装正品!实单价优!
IDT
TQFP100
68500
一级代理 原装正品假一罚十价格优势长期供货

7236数据表相关新闻

  • 7286R50KL.25

    只做原装

    2023-9-4
  • 721-833/001-000

    721-833/001-000

    2023-4-19
  • 7211MD9AV2BE

    7211MD9AV2BE

    2022-12-28
  • 7282-6459-40新到货原装现货,量大价优量!

    6098-3802 6098-5289 6189-1046 6195-0021 6098-4943 6918-0332 6098-4339 6188-0779 6910-5585 6195-0060 8100-3624 172065-1012 172064-1010 15-92-1100 15-24-6243 42818-0312 15-44-5864 502443-0870 35507-1000 34729-0080 43030-0009 31410-1201 95522-2887 39-30-6107

    2022-8-12
  • 7283-6437-90新到货全新原装,假一罚十!

    1375819-1 174967-2 1670146-1 62181-1 7157-6407-70 7283-9076-30 927835-1 7283-5691-10 7116-4660-02 7122-4129-90 7282-7029-40 964280-2 1743656-1 1241414-1 2-100103-6 165565-1 104257-3 776001-1 827040-1 925714-1 7158-3032-60 1-480700-0 1241410-1 1-160301-6 9

    2022-8-11
  • 7-215/R6C-AQ1R2B/3T原装现货

    定位: Top View If - 順向電流: 20 mA 封裝: Reel 品牌: Everlight 安裝風格: SMD/SMT 濕度敏感: Yes 產品類型: LED - Standard 原廠包裝數量: 3000 子類別: LEDs

    2019-11-4