Triple 3-Input NAND Gates

文件：120.85 Kbytes Page：6 Pages

三3输入与非门

Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs

General Description\nThis device contains two independent positive-edge-triggered J-K flip-flops with complementary outputs. The J and K data is accepted by the flip-flop on the rising edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition tim ■ Alternate Military/Aerospace device (54LS109) is available. Contact a National Semiconductor Sales Office/Distributor for specifications;

双J-K触发器（带预置和清零）

Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs

文件：135 Kbytes Page：6 Pages

Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs

文件：135 Kbytes Page：6 Pages

Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs

文件：135 Kbytes Page：6 Pages

Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs

文件：135 Kbytes Page：6 Pages

Triple 3-Input NAND Gates

文件：120.85 Kbytes Page：6 Pages

Triple 3-Input NAND Gates

文件：120.85 Kbytes Page：6 Pages

Triple 3-Input NAND Gates

文件：120.85 Kbytes Page：6 Pages

Triple 3-Input NAND Gates

文件：120.85 Kbytes Page：6 Pages

Triple 3-Input NAND Gates

文件：120.85 Kbytes Page：6 Pages

TRIPLE 3-INPUT NAND GATE

TRIPLE 3-INPUT NAND GATE LOW POWER SCHOTTKY

Triple 3-Input NAND Gates

文件：120.85 Kbytes Page：6 Pages

Triple 3-Input NAND Gates

文件：120.85 Kbytes Page：6 Pages