POWER ZENERS

DESCRIPTION Fused-in-glass, metallurgically bonded 6 watt leaded zeners and 10 watt stud-type- zeners. FEATURES ● High Surge Rating ● Small Physical Size ● Leaded and Stud Packages Available

6 WATT POWER ZENERS

文件：117.91 Kbytes Page：2 Pages

POWER ZENERS 6 Watt, Military, 10 Watt Military

文件：131.36 Kbytes Page：3 Pages

6W 12V 5% Zener Diode

封装/外壳：接线柱 包装：散装 描述：VOLTAGE REGULATOR 分立半导体产品 二极管 - 齐纳 - 单

Low-dropout three-pin voltage regulator 1.2-A type

■Overview The AN7700, AN7700F, and AN7700SP series are stabilized constant-voltage power supplies with small difference between I/O voltages (0.5 V typ.). They are suitable for low-voltage, battery-driven equipment, and home appliances and industrial equipment with great fluctuation of the s

Low-dropout three-pin voltage regulator 1.2-A type

■Overview The AN7700, AN7700F, and AN7700SP series are stabilized constant-voltage power supplies with small difference between I/O voltages (0.5 V typ.). They are suitable for low-voltage, battery-driven equipment, and home appliances and industrial equipment with great fluctuation of the s

Low-dropout three-pin voltage regulator 1.2-A type

■Overview The AN7700, AN7700F, and AN7700SP series are stabilized constant-voltage power supplies with small difference between I/O voltages (0.5 V typ.). They are suitable for low-voltage, battery-driven equipment, and home appliances and industrial equipment with great fluctuation of the s

Wireless LAN Baseband Controller

DESCRIPTION The MSM7712 is the first release in a series of wireless LAN baseband controllers, designated .XI (a suffix of the IEEE P802.11 protocol). The MSM7712 integrates the baseband physical layer and the lower MAC layers into a single IC that supports specific draft standards of the P802.11

Sound effects DSP

GENERAL DESCRIPTION The SAA7712H provides for digital signal processing power in TV systems and home theatre systems. A DSP core is equipped with digital inputs and outputs, a 5-band parametric equalizer accelerator, a digital co-processor interface and a delay line memory. This architecture ac